

LORI STEINTHAL



**I<sup>2</sup>** INCORPORATED

MANUFACTURERS REPRESENTATIVES


3255 Scott Boulevard  
Suite 1-102  
Santa Clara, CA 95054-3013

Tel: (408) 988-3400

Fax: (408) 988-2079

1110-5121  
Dec. 1995

1996 **DATA BOOK**



**DRAM**

**DRAM DATA BOOK**

SAMSUNG

1996

SAMSUNG

## **PRINTED IN KOREA**

Circuit diagrams utilizing SAMSUNG products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of SAMSUNG or others. SAMSUNG reserves the right to change device specifications.



Certified ISO 9001



Certificate No FM 24651

# TABLE OF CONTENTS

## I. General Information

|                         |       |    |
|-------------------------|-------|----|
| 1. Introduction         | ----- | 13 |
| 2. Product Guide        | ----- | 21 |
| 3. Ordering Information | ----- | 25 |

## II. Data sheets

### 1M DRAM

|              |       |                 |       |    |
|--------------|-------|-----------------|-------|----|
| - KM41C1000D | ----- | 1Mx1, 5V, F/P   | ----- | 31 |
| - KM44C256D  | ----- | 256KX4, 5V, F/P | ----- | 38 |
| - KM48C128   | ----- | 128KX8, 5V, F/P | ----- | 45 |
| - KM48C124   | ----- | 128KX8, 5V, EDO | ----- | 52 |
| - KM416C60   | ----- | 64KX16, 5V, F/P | ----- | 59 |
| - KM416C64   | ----- | 64KX16, 5V, EDO | ----- | 66 |

### 4M DRAM

|                          |       |  |       |     |
|--------------------------|-------|--|-------|-----|
| - KM41C4000C, KM41V4000C | ----- | 4Mx1, 5V/3.3V, F/P                           | ----- | 75  |
| - KM44C1000C, KM44V1000C | ----- | 1Mx4, 5V/3.3V, F/P                           | ----- | 83  |
| - KM44C1003C             | ----- | 1Mx4, 5V, Quad $\overline{\text{CAS}}$ , F/P | ----- | 91  |
| - KM44C1004C, KM44V1004C | ----- | 1Mx4, 5V/3.3V, EDO                           | ----- | 99  |
| - KM44C1005C             | ----- | 1Mx4, 5V, Quad $\overline{\text{CAS}}$ , EDO | ----- | 107 |
| - KM48C512B, KM48V512B   | ----- | 512Kx8, 5V/3.3V, F/P                         | ----- | 115 |
| - KM48C514B, KM48V514B   | ----- | 512KX8, 5V/3.3V, EDO                         | ----- | 122 |
| - KM416C256B, KM416V256B | ----- | 256Kx16, 5V/3.3V, F/P                        | ----- | 129 |
| - KM416C254B, KM416V254B | ----- | 256Kx16, 5V/3.3V, EDO                        | ----- | 137 |
| - KM48C512D, KM48V512D   | ----- | * 512Kx8, 5V/3.3V, F/P                       | ----- | 145 |
| - KM48C514D, KM48V514D   | ----- | * 512KX8, 5V/3.3V, EDO                       | ----- | 152 |
| - KM416C256D, KM416V256D | ----- | * 256Kx16, 5V/3.3V, F/P                      | ----- | 159 |
| - KM416C254D, KM416V254D | ----- | * 256Kx16, 5V/3.3V, EDO                      | ----- | 167 |

\* The D-version is under development and will take the place of B-version from March 1996.



## TABLE OF CONTENTS(Continued)

### 16M DRAM

|                            |   |           |
|----------------------------|---|-----------|
| - KM41C16000B              | -----16Mx1, 5V, F/P                         | ----- 177 |
| KM41V16000B                | 16Mx1, 3.3V, F/P                            |           |
| - KM44C4000B, KM44C4100B   | ----- 4Mx4, 5V, F/P                         | ----- 185 |
| KM44V4000B, KM44V4100B     | 4Mx4, 3.3V, F/P                             |           |
| - KM44C4003B, KM44C4103B   | ----- 4Mx4, 5V, Quad $\overline{CAS}$ , F/P | ----- 193 |
| - KM44C4004B, KM44C4104B   | ----- 4Mx4, 5V, EDO                         | ----- 201 |
| KM44V4004B, KM44V4104B     | 4Mx4, 3.3V, EDO                             |           |
| - KM44C4005B, KM44C4105B   | ----- 4Mx4, 5V, Quad $\overline{CAS}$ , EDO | ----- 209 |
| - KM48C2000B, KM48C2100B   | ----- 2Mx8, 5V, F/P                         | ----- 217 |
| KM48V2000B, KM48V2100B     | 2Mx8, 3.3V, F/P                             |           |
| - KM48C2004B, KM48C2104B   | ----- 2Mx8, 5V, EDO                         | ----- 225 |
| KM48V2004B, KM48V2104B     | 2Mx8, 3.3V, EDO                             |           |
| - KM416C1000A, KM416C1200A | -----1Mx16, 5V, F/P(2nd gen.)               | ----- 233 |
| KM416V1000A, KM416V1200A   | 1Mx16, 3.3V, F/P(2nd gen.)                  |           |
| - KM416C1004A, KM416C1204A | -----1Mx16, 5V, EDO (2nd gen.)              | ----- 241 |
| KM416V1004A, KM416V1204A   | 1Mx16, 3.3V, EDO (2nd gen.)                 |           |
| - KM416C1000B, KM416C1200B | -----*1Mx16, 5V, F/P(3rd gen.)              | ----- 249 |
| KM416V1000B, KM416V1200B   | 1Mx16, 3.3V, F/P(3rd gen.)                  |           |
| - KM416C1004B, KM416C1204B | -----*1Mx16, 5V, EDO (3rd gen.)             | ----- 257 |
| KM416V1004B, KM416V1204B   | 1Mx16, 3.3V, EDO (3rd gen.)                 |           |

\* The B-version is under development and will take the place of A-version from May 1996.

### 64M DRAM

|                            |                        |           |
|----------------------------|------------------------|-----------|
| - KM44V16000A, KM44V16100A | ----- 16Mx4, 3.3V, F/P | ----- 267 |
| - KM44V16004A, KM44V16104A | ----- 16Mx4, 3.3V, EDO | ----- 275 |
| - KM44C16000A, KM44C16100A | ----- 16Mx4, 5V, F/P   | ----- 283 |
| - KM44C16004A, KM44C16104A | ----- 16Mx4, 5V, EDO   | ----- 291 |
| - KM48V8000A, KM48V8100A   | ----- 8Mx8, 3.3V, F/P  | ----- 299 |
| - KM48V8004A, KM48V8104A   | ----- 8Mx8, 3.3V, EDO  | ----- 307 |
| - KM48C8000A, KM48C8100A   | ----- 8Mx8, 5V, F/P    | ----- 315 |
| - KM48C8004A, KM48C8104A   | ----- 8Mx8, 5V, EDO    | ----- 323 |
| - KM416V4000A, KM416V4100A | ----- 4MX16, 3.3V, F/P | ----- 331 |
| - KM416V4004A, KM416V4104A | ----- 4Mx16, 3.3V, EDO | ----- 340 |

## TABLE OF CONTENTS (Continued)

### III. Timing Chart

|   |       |     |
|---|-------|-----|
| - F/P Mode, x1 Device                       | ----- | 351 |
| - F/P Mode, x4 and x8 Device                | ----- | 365 |
| - F/P Mode, x16( $2\overline{CAS}$ ) Device | ----- | 379 |
| - F/P Mode, x16( $2\overline{WE}$ ) Device  | ----- | 407 |
| - F/P Mode, Quad $\overline{CAS}$ Device    | ----- | 431 |
| - EDO Mode, x4 and x8 Device                | ----- | 445 |
| - EDO Mode, x16( $2\overline{CAS}$ ) Device | ----- | 461 |
| - EDO Mode, x16( $2\overline{WE}$ ) Device  | ----- | 491 |
| - EDO Mode, Quad $\overline{CAS}$ Device    | ----- | 515 |

|                       |       |     |
|-----------------------|-------|-----|
| IV. Package Dimension | ----- | 529 |
|-----------------------|-------|-----|

|   |       |     |
|---|-------|-----|
| V. Sales Offices and Manufacturer's Representatives | ----- | 543 |
|---|-------|-----|



## Changed Point in '96 DRAM Databook (Compared with '95 databook)

|                          | Changed Point in '96 DRAM databook  |               |                         | Remarks   |
|--------------------------|---|---------------|-------------------------|---|
| <b>General</b>           | <ul style="list-style-type: none"> <li>- Remove TSOP II(reverse) package</li> <li>- Remove 80ns version in 5V product</li> <li>- Remove SC Mode, WPB Mode product</li> <li>- Remove 512Kx9 and 256Kx18 product</li> </ul>                         |               |                         |   |
| <b>Generation Change</b> | <b>Device</b>   | <b>in '95</b> | <b>in '96</b>           |   |
|                          | - 128Kx8, 64Kx16  | - None        | - 1st gen.              | <ul style="list-style-type: none"> <li>- Add EDO Quad <math>\overline{\text{CAS}}</math> product</li> <li>- Remove x9 &amp; x18 product</li> <li>- Add EDO Quad <math>\overline{\text{CAS}}</math> product</li> <li>- B-ver. will be available from 3Q '96</li> <li>- Add 5V 64M DRAM : x4(4K) and x8(K)</li> </ul> |
|                          | - 4Mx1, 1Mx4  | - C-version   | - C-Version             |   |
|                          | - 512Kx8, 256Kx16   | - B-version   | - D-Version             |   |
|                          | - 16Mx1, 4Mx4, 2Mx8   | - A-version   | - B-Version             |   |
|                          | - 1Mx16   | - A-version   | - A-Version & B-version |   |
|                          | - 16Mx4, 8Mx8   | - 1st gen.    | - A-version (2nd gen.)  |   |
| - 4Mx16                  | - None  | - A-version   |                         |   |
| <b>1M</b>                | - Add 128Kx8(FP/EDO), 64Kx16(2WE, FP/EDO)   |               |                         |   |
| <b>4M C-ver</b>          | <ul style="list-style-type: none"> <li>- Add EDO Quad <math>\overline{\text{CAS}}</math> product</li> <li>- Remove DIP and ZIP package</li> <li>- Remove SC, WPB Mode product</li> </ul>  |               |                         |   |
| <b>4M B/W</b>            | - Remove 512Kx9 and 256Kx18 product   |               |                         |   |
| <b>16M (x1,x4,x8)</b>    | <ul style="list-style-type: none"> <li>- Remove SC Mode WPB Mode product</li> <li>- Add EDO Quad <math>\overline{\text{CAS}}</math> product</li> <li>- Change the CMOS Standby current(ICC5) of Normal-power version from 1mA to 0.5mA</li> </ul> |               |                         | - Changed package size from 400mil to 300mil  |
| <b>16M (1Mx16)</b>       | <ul style="list-style-type: none"> <li>- 50ns version will be available in B-version(3rd gen.) from May 1996.</li> <li>- Change the CMOS Standby current(ICC5) of Normal-power version from 1mA to 0.5mA</li> </ul>                               |               |                         |   |
| <b>64M (x4,x8,x16)</b>   | <ul style="list-style-type: none"> <li>- Add 4Mx16 product</li> <li>- Add 5V product</li> <li>- Change the Refresh cycle of Low -power version from 256ms to 128ms</li> </ul>   |               |                         |   |

In "Remove ~", "~" means that "~" is not supported anymore.

In "Add ~", "~" means that "~" is new product and is available from '96.

|   |          |
|---|----------|
| <b>General Information</b>                              | <b>1</b> |
| <b>Data Sheets</b>                                      | <b>2</b> |
| <b>Timing Diagrams</b>                                  | <b>3</b> |
| <b>Package Dimensions</b>                               | <b>4</b> |
| <b>Sales Offices and Manufacturer's Representatives</b> | <b>5</b> |





# GENERAL INFORMATION 1

1. Introduction

2. Product Guide




3. Ordering Information









1. Introduction








\* The next version(D-version) is under development and will take a place of B-version from March 1996. Please refer to the next page about D-version.




\* D-version is under development and will take a place of B-version from March 1996. Please refer to the previous page about B-version.






1




\* The 3rd gen.(B version) of 1Mx16 is under development and will take a place of A-version from 3Q 1996.






\* B version is under development and will be available from 3Q 1996.



1



2. Product Guide

| Density | Org.   | Power Supply | Part Number  | Speed (ns) | Features  | Packages (#)  |          |                      |                               |  |          |                      |   |
|---------|--------|--------------|--|------------|---|---|----------|----------------------|-------------------------------|--|----------|----------------------|---|
| 1M bit  | 1Mx1   | 5V±10%       | KM41C1000D#<br>KM41C1000D-L#   | 60/70/80   | Fast Page   | P:18 Pin DIP (1Mx1)<br>20 Pin DIP (256Kx4)              |          |                      |                               |  |          |                      |   |
|         |        |              | KM44C256D#<br>KM44C256D-L#   |            |   |   | 60/70/80 | Fast Page            | J:20 Pin SOJ<br>Z:20 Pin ZIP  |  |          |                      |   |
|         | 128Kx8 | 5V±10%       | KM48C128#<br>KM48C128#-L<br>KM48C124#<br>KM48C124#-L   | 55/60/70   | Fast Page<br><br>EDO  | J:24 Pin SOJ  |          |                      |                               |  |          |                      |   |
|         |        |              | KM416C60#<br>KM416C60#-L<br>KM416C64#<br>KM416C64#-L   |            |   |   | 55/60/70 | Fast Page<br><br>EDO | J:40 Pin SOJ<br>T:40 Pin TSOP |  |          |                      |   |
| 4M bit  | 4Mx1   | 5V±10%       | KM41C4000C#<br>KM41C4000CL#  | 50/60/70   | Fast Page   | P:20 Pin DIP<br>J:20 Pin SOJ                            |          |                      |                               |  |          |                      |   |
|         |        |              | KM41V4000C#<br>KM41V4000CL#  |            |   |   | 60/70/80 | Fast Page            | T:20 Pin TSOP-II (Forward)    |  |          |                      |   |
|         | 1Mx4   | 5V±10%       | KM44C1000C#<br>KM44C1000CL#<br>KM44C1003C#<br>KM44C1003CL#<br>KM44C1004C#<br>KM44C1004CL#<br>KM44C1005C# | 50/60/70   | Fast Page<br><br>Quad CAS FP<br><br>EDO<br><br>Quad CAS EDO | *Quad CAS<br>J:24 Pin SOJ<br>T:24 Pin TSOP-II (Forward) |          |                      |                               |  |          |                      |   |
|         |        |              | KM44V1000C#<br>KM44V1000CL#<br>KM44V1004C#<br>KM44V1004CL#   |            |   |   | 60/70/80 | Fast Page<br><br>EDO |                               |  |          |                      |   |
|         |        |              | 512Kx8   |            |   |   |          |                      | 5V±10%                        | KM48C512B#<br>KM48C512BL#<br>KM48C514B#<br>KM48C514BL# | 50/60/70 | Fast Page<br><br>EDO | J:28 Pin SOJ<br>T:28 Pin TSOP-II(Forward) |
|         |        |              |  |            |   |   |          |                      |                               | KM48V512B#<br>KM48V512BL#<br>KM48V514B#<br>KM48V514BL# |          |                      |   |



| Density   | Org.  | Power Supply | Part Number  | Speed (ns) | Features             | Packages (#)  |
|-----------|---|--------------|--|------------|----------------------|---|
| 4M B/W    | 256Kx16   | 5V±10%       | KM416C256B#<br>KM416C256BL#<br>KM416C254B#<br>KM416C254BL#   | 50/60/70   | Fast Page<br><br>EDO | J:40 Pin SOJ<br>T:40 Pin TSOP-II(Forward)                                   |
|           |   | 3.3V±0.3V    | KM416V256B#<br>KM416V256BL#<br>KM416V254B#<br>KM416V254BL#   | 60/70/80   | Fast Page<br><br>EDO |   |
| 16M bit   | 16Mx1   | 5V±10%       | KM41C16000B#<br>KM41C16000B#-L   | 50/60/70   | Fast Page(4K)        | K:24 Pin SOJ (300mil)<br>S:24 Pin TSOP-II(Forward)<br>(300mil)              |
|           |   | 3.3V±0.3V    | KM41V16000B#<br>KM41V16000B#-L   | 60/70/80   |                      |   |
|           | 4Mx4  | 5V±10%       | KM44C4000B#<br>KM44C4000B#-L<br>KM44C4100B#<br>KM44C4100B#-L<br>KM44C4003B#<br>KM44C4003B#-L<br>KM44C4103B#<br>KM44C4103B#-L<br>KM44C4004B#<br>KM44C4004B#-L<br>KM44C4104B#<br>KM44C4104B#-L<br>KM44C4005B#<br>KM44C4105B# | 50/60/70   | Fast Page(4K)        | *Quad CAS<br>K:28 Pin SOJ [300mil]<br>S:28 Pin TSOP-II(Forward)<br>[300mil] |
|           |   |              |  |            | Fast Page(2K)        |   |
|           |   |              |  |            | Quad CAS FP(4K)      |   |
|           |   |              |  |            | Quad CAS FP(2K)      |   |
| EDO(4K)   |   |              |  |            |                      |   |
| EDO(2K)   |   |              |  |            |                      |   |
| 3.3V±0.3V | KM44V4000B#<br>KM44V4000B#--L<br>KM44V4100B#<br>KM44V4100B#-L<br>KM44V4004B#<br>KM44V4004B#-L | 60/70/80     | Fast Page(4K)  |            |                      |   |
|           |   |              | Fast Page(2K)  |            |                      |   |
|           |   |              | EDO(4K)  |            |                      |   |
|           |   |              | Quad CAS EDO(4K)<br>Quad CAS EDO(2K)   |            |                      |   |




| Density        | Org.           | Power Supply                             | Part Number                 | Speed (ns)    | Features  | Packages (#)   |         |         |
|----------------|----------------|--|-----------------------------|---------------|---|--|---------|---------|
| 16M bit        | 4Mx4           | 3.3V±0.3V                                | KM44V4104B#<br>KM44V4104BL# | 60/70/80      | EDO(2K)   | K:24 Pin SOJ(300mil)<br>S:24 Pin TSOP-II(300mil)               |         |         |
| 16M B/W        | 2Mx8           | 5V±10%                                   | KM48C2000B#                 | 50/60/70      | Fast Page(4K)   | K:28 Pin SOJ [300mil]<br>S:28 Pin TSOP-II[Forward]<br>[300mil] |         |         |
|                |                |  | KM48C2000B-L#               |               | Fast Page(2K)   |  |         |         |
|                |                |  | KM48C2100B#                 |               |   |  | EDO(4K) |         |
|                |                |  | KM48C2100B#-L               |               |   |  |         | EDO(2K) |
|                |                |  | KM48C2004B#                 |               |   |  |         |         |
|                |                |  | KM48C2004B#-L               |               |   |  |         |         |
|                | KM48C2104B#    |  |                             |               |   |  |         |         |
|                | KM48C2104B#-L  |  |                             |               |   |  |         |         |
|                | 3.3V±0.3V      | 60/70/80                                 | KM48V2000B#                 | Fast Page(4K) |   |  |         |         |
|                |                |  | KM48V2000B#-L               | Fast Page(2K) |   |  |         |         |
|                |                |  | KM48V2100B#                 |               | EDO(4K)   |  |         |         |
|                |                |  | KM48V2100B#-L               |               |   | EDO(2K)  |         |         |
| KM48V2004B#    |                |  |                             |               |   |  |         |         |
| KM48V2004B#-L  |                |  |                             |               |   |  |         |         |
| KM48V2104B#    |                |  |                             |               |   |  |         |         |
| KM48V2104B#--L |                |  |                             |               |   |  |         |         |
| 1Mx16<br>*     | 5V±10%         | 60/70/80<br>*<br>(50/60/70<br>in B ver.) | KM416C1000A#                | Fast Page(4K) | J:42 Pin SOJ [400mil]<br>T:44 Pin TSOP-II (Forward)<br>[400mil] |  |         |         |
|                |                |  | KM416C1000A#-L              | Fast Page(1K) |   |  |         |         |
|                |                |  | KM416C1200A#                |               |   | EDO(4K)  |         |         |
|                |                |  | KM416C1200A#-L              |               |   |  | EDO(1K) |         |
|                |                |  | KM416C1004A#                |               |   |  |         |         |
|                |                |  | KM416C1004A#-L              |               |   |  |         |         |
|                | KM416C1204A#   |  |                             |               |   |  |         |         |
|                | KM416C1204A#-L |  |                             |               |   |  |         |         |
|                | 3.3V±0.3V      | 60/70/80                                 | KM416V1000A#                | Fast Page(4K) |   |  |         |         |
|                |                |  | KM416V1000A#-L              | Fast Page(1K) |   |  |         |         |
|                |                |  | KM416V1200A#                |               | EDO(4K)   |  |         |         |
|                |                |  | KM416V1200A#-L              |               |   | EDO(1K)  |         |         |
| KM416V1004A#   |                |  |                             |               |   |  |         |         |
| KM416V1004A#-L |                |  |                             |               |   |  |         |         |
| KM416V1204A#   |                |  |                             |               |   |  |         |         |
| KM416V1204A#-L |                |  |                             |               |   |  |         |         |

\* The 3rd gen.(B version) of 1Mx16 is under development and will take a place of this version(A version) from 3Q 1996.

| Density   | Org.    | Power Supply   | Part Number  | Speed (ns)    | Features   | Packages (#)   |  |          |               |
|-----------|---------|--|--|---------------|--|--|--|----------|---------------|
| 64M bit   | 16Mx4   | 5V±10%   | KM44C16000A#   | 50/60/70      | Fast Page(8K)  | K : 32 Pin SOJ [400mil]<br>S : 32 pin TSOP II(Forward)<br>[400mil] |  |          |               |
|           |         |  | KM44C16100A#   |               | Fast Page(4K)  |  |  |          |               |
|           |         |  | KM44C16004A#   |               | EDO(8K)  |  |  |          |               |
|           |         |  | KM44C16104A#   |               | EDO(4K)  |  |  |          |               |
|           |         | 3.3V±0.3V  | KM44V16000A#<br>KM44V16000A#-L<br>KM44V16100A#<br>KM44V16100A#-L<br>KM44V16004A#<br>KM44V16004A#-L<br>KM44V16104A#<br>KM44V16104A#-L | 50/60/70      | Fast Page(8K)  |  |  |          |               |
|           |         |  |  |               | Fast Page(4K)  |  |  |          |               |
|           | EDO(8K) |  |  |               |  |  |  |          |               |
|           | EDO(4K) |  |  |               |  |  |  |          |               |
|           | 8Mx8    |  |  |               | 5V±10%   |  | KM48C8000A#<br>KM48C8100A#<br>KM48C8000A#<br>KM48C8100A# | 50/60/70 | Fast Page(8K) |
|           |         |  |  |               |  |  |  |          | Fast Page(4K) |
|           |         | EDO(8K)  |  |               |  |  |  |          |               |
|           |         | EDO(4K)  |  |               |  |  |  |          |               |
| 3.3V±0.3V |         | KM48V8000A#<br>KM48V8000A#-L<br>KM48V8100A#<br>KM48V8100A#-L<br>KM48V8004A#<br>KM48V8004A#-L<br>KM48V8104A#<br>KM48V8104A#-L | 50/60/70   | Fast Page(8K) |  |  |  |          |               |
|           |         |  |  | Fast Page(4K) |  |  |  |          |               |
|           | EDO(8K) |  |  |               |  |  |  |          |               |
|           | EDO(4K) |  |  |               |  |  |  |          |               |
|           | 4Mx16   |  |  | 3.3V±0.3V     | KM416V4000A#<br>KM416V4000A#-L<br>KM416V4100A#<br>KM416V4100A#-L<br>KM416V4004A#<br>KM416V4004A#-L<br>KM416V4104A#<br>KM416V4104A#-L | 50/60/70   | Fast Page(8K)  |          |               |
|           |         |  |  |               |  |  | Fast Page(4K)  |          |               |
| EDO(8K)   |         |  |  |               |  |  |  |          |               |
| EDO(4K)   |         |  |  |               |  |  |  |          |               |

## 3. DRAM Ordering System

This DRAM ordering system is being used from 2H1995.



1

### 1. SAMSUNG Memory

### 2. DRAM(4)

### 3. Organization

|          |      |
|----------|------|
| 1 .....  | x 1  |
| 4 .....  | x 4  |
| 8 .....  | x 8  |
| 16 ..... | x 16 |
| 32 ..... | x 32 |

### 4. Product

|         |      |
|---------|------|
| C ..... | 5V   |
| V ..... | 3.3V |

### 5. Density & Mode/Feature

Refer to "Chapter 2. Product Guide."

### 6. Revision

|             |          |
|-------------|----------|
| Blank ..... | 1st Gen. |
| A .....     | 2nd Gen. |
| B .....     | 3rd Gen. |
| C .....     | 4th Gen. |
| D .....     | 5th Gen. |

### 7. Package Type

|         |                                |
|---------|--------------------------------|
| J ..... | SOJ                            |
| T ..... | TSOP II (Forward)              |
| P ..... | DIP                            |
| Z ..... | ZIP                            |
| K ..... | SOJ(Shrunked PKG,SOJ)          |
| S ..... | TSOP II (Shrunked PKG,Forward) |

### 8. Power(DC Current)

|             |                                |
|-------------|--------------------------------|
| Blank ..... | Normal                         |
| L .....     | Low power<br>with Self refresh |

### 9. Speed

|           |       |
|-----------|-------|
| - 5 ..... | 50 ns |
| -55 ..... | 55ns  |
| - 6 ..... | 60 ns |
| - 7 ..... | 70 ns |
| - 8 ..... | 80 ns |





# DATA SHEETS 2



1M DRAM  
- 4M DRAM  
- 16M DRAM  
- 64M DRAM



# ***1M DRAM***

- KM41C1000D
- KM44C256D
- KM48C128
- KM48C124
- KM416C60
- KM416C64



*1M x 1 Bit CMOS Dynamic RAM with Fast Page Mode*

**DESCRIPTION**

This is a family of 1,048,576 x 1 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Access time(-6, -7 or -8), power consumption (Normal or Low power) , and package type (SOJ, ZIP,DIP) are optional features of this family. All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities.

This 1Mx1 Fast Page Mode DRAM Family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.



**FEATURES**

- Part Identification  
- KM41C1000D/D-L(5V)

- Active Power Dissipation

Unit : mW

| Speed | Active Power Dissipation |
|-------|--------------------------|
| -6    | 385                      |
| -7    | 358                      |
| -8    | 330                      |

- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- TTL(5V) compatible inputs and outputs
- 256K x 4 fast test mode
- JEDEC Standard pinout
- Available in Plastic SOJ, ZIP and DIP packages
- Single +5V±10% power supply


- Refresh cycles

| Part No.   | Refresh Cycle | Refresh period |       |
|------------|---------------|----------------|-------|
|            |               | Normal         | L     |
| KM41C1000D | 512           | 8ms            | 128µs |

- Performance range:

| Speed | tRAC | tCAC | tRC   | tPC  |
|-------|------|------|-------|------|
| -6    | 60ns | 15ns | 110ns | 40ns |
| -7    | 70ns | 20ns | 130ns | 45ns |
| -8    | 80ns | 20ns | 150ns | 50ns |


**FUNCTIONAL BLOCK DIAGRAM**




**SAMSUNG ELECTRONIC CO. , LTD.** reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)


• KM41C1000DJ



• KM41C1000DZ



• KM41C1000DP



| Pin Name    | Pin Function          |
|-------------|-----------------------|
| A0 - A9     | Address Inputs        |
| D           | Data In               |
| Q           | Data Out              |
| Vss         | Ground                |
| $\bar{RAS}$ | Row Address Strobe    |
| $\bar{CAS}$ | Column Address Strobe |
| $\bar{W}$   | Read/Write Input      |
| Vcc         | Power(+5.0V)          |
| N.C         | No Connection         |
| TF          | Test Function         |
| NL          | No Lead               |



**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating      | Units |
|---|------------------------------------|-------------|-------|
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -1 to +7.0  | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -1 to +7.0  | V     |
| Storage temperature   | T <sub>stg</sub>                   | -55 to +150 | °C    |
| Power dissipation   | P <sub>D</sub>                     | 600         | mW    |
| Short circuit output current                                  | I <sub>OS</sub>                    | 50          | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | Min    | Typ | Max                  | Unit |
|--------------------|-----------------|--------|-----|----------------------|------|
| Supply voltage     | V <sub>CC</sub> | 4.5    | 5.0 | 5.5                  | V    |
| Ground             | V <sub>SS</sub> | 0      | 0   | 0                    | V    |
| Input high voltage | V <sub>IH</sub> | 2.4    | -   | V <sub>CC</sub> +1*1 | V    |
| Input low voltage  | V <sub>IL</sub> | -1.0*2 | -   | 0.8                  | V    |

\*1 : V<sub>CC</sub>+2.0V at pulse width ≤ 20ns (pulse width is measured at V<sub>CC</sub>)

\*2 : -2.0V at pulse width ≤ 20ns (pulse is measured at V<sub>SS</sub>)

**DC AND OPERATING CHARACTERISTICS** (Recommended operating conditions unless otherwise noted.)

| Parameter   | Symbol            | Min | Max | Units |
|---|-------------------|-----|-----|-------|
| Input leakage current (Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5V<br>all other pins not under test=0 volts.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
| Output leakage current<br>(Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
| Output high voltage level (I <sub>OH</sub> =-5mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
| Output low voltage level (I <sub>OL</sub> =4.2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

| Symbol           | Power       | Speed      | Max        | Units |
|------------------|-------------|------------|------------|-------|
|                  |             |            | KM41C1000D |       |
| I <sub>CC1</sub> | Don't care  | -6         | 60         | mA    |
|                  |             | -7         | 55         |       |
|                  |             | -8         | 50         |       |
| I <sub>CC2</sub> | Don't care  | Don't care | 2          | mA    |
| I <sub>CC3</sub> | Don't care  | -6         | 60         | mA    |
|                  |             | -7         | 55         |       |
|                  |             | -8         | 50         |       |
| I <sub>CC4</sub> | Don't care  | -6         | 50         | mA    |
|                  |             | -7         | 45         |       |
|                  |             | -8         | 40         |       |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 1          | mA    |
|                  |             |            | 100        |       |
| I <sub>CC6</sub> | Don't care  | -6         | 60         | mA    |
|                  |             | -7         | 55         |       |
|                  |             | -8         | 50         |       |
| I <sub>CC7</sub> | L           | Don't care | 100        | μA    |

I<sub>CC1</sub>\* : Operating current ( $\overline{RAS}$  and  $\overline{CAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -only refresh current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Fast Page Mode current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @t<sub>PC</sub>=min.)

I<sub>CC5</sub> : Standby current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -before- $\overline{RAS}$  refresh current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V<sub>IH</sub>)=V<sub>CC</sub>-0.2V, Input low voltage(V<sub>IL</sub>)=0.2V,  $\overline{CAS}=\overline{CAS}$ -before- $\overline{RAS}$  cycling or 0.2V

D<sub>IN</sub>= $\overline{W}=A0 \sim A9 = V_{CC}-0.2V$  or 0.2V, t<sub>RC</sub>= 125μs(L-ver), t<sub>RAS</sub>=t<sub>RAS</sub>min~300 ns

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub> and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, Address can be changed maximum once within one fast page mode cycle time t<sub>PC</sub>.

**CAPACITANCE**( $T_A=25^\circ\text{C}$ ,  $V_{CC}=5\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter                       | Symbol    | Min | Max | Unit |
|---------------------------------|-----------|-----|-----|------|
| Input capacitance [D]           | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [A0 - A9]     | $C_{IN2}$ | -   | 6   | pF   |
| Input capacitance [RAS, CAS, W] | $C_{IN3}$ | -   | 7   | pF   |
| Output capacitance [Q]          | $C_{OUT}$ | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 1,2)

Test condition :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{ih}/V_{il}=2.4/0.8\text{V}$ ,  $V_{oh}/V_{ol}=2.0/0.8\text{V}$

2

| Parameter                                  | Symbol | - 6 |     | - 7 |     | - 8 |     | Units | Notes  |
|--|--------|-----|-----|-----|-----|-----|-----|-------|--------|
|  |        | Min | Max | Min | Max | Min | Max |       |        |
| Random read or write cycle time            | tRC    | 110 |     | 130 |     | 150 |     | ns    |        |
| Read-modify-write cycle time               | tRWC   | 130 |     | 150 |     | 170 |     | ns    |        |
| Access time from RAS                       | tRAC   |     | 60  |     | 70  |     | 80  | ns    | 3,4,10 |
| Access time from CAS                       | tCAC   |     | 15  |     | 20  |     | 20  | ns    | 3,4,5  |
| Access time from column address            | tAA    |     | 30  |     | 35  |     | 40  | ns    | 3,9    |
| CAS to output in Low-Z                     | tCLZ   | 0   |     | 0   |     | 0   |     | ns    | 3      |
| Output buffer turn-off delay               | tOFF   | 0   | 15  | 0   | 20  | 0   | 20  | ns    | 6      |
| Transition time (rise and fall)            | tT     | 3   | 50  | 3   | 50  | 3   | 50  | ns    | 2      |
| RAS precharge time                         | tRP    | 40  |     | 50  |     | 60  |     | ns    |        |
| RAS pulse width                            | tRAS   | 60  | 10K | 70  | 10K | 80  | 10K | ns    |        |
| RAS hold time                              | tRSH   | 15  |     | 20  |     | 20  |     | ns    |        |
| CAS hold time                              | tCSH   | 60  |     | 70  |     | 80  |     | ns    |        |
| CAS pulse width                            | tCAS   | 15  | 10K | 20  | 10K | 20  | 10K | ns    |        |
| RAS to CAS delay time                      | tRCD   | 20  | 45  | 20  | 50  | 20  | 60  | ns    | 4      |
| RAS to column address delay time           | tRAD   | 15  | 30  | 15  | 35  | 15  | 40  | ns    | 10     |
| CAS to RAS precharge time                  | tCRP   | 5   |     | 5   |     | 5   |     | ns    |        |
| Row address set-up time                    | tASR   | 0   |     | 0   |     | 0   |     | ns    |        |
| Row address hold time                      | tRAH   | 10  |     | 10  |     | 10  |     | ns    |        |
| Column address set-up time                 | tASC   | 0   |     | 0   |     | 0   |     | ns    |        |
| Column address hold time                   | tCAH   | 15  |     | 15  |     | 15  |     | ns    |        |
| Column address hold time referenced to RAS | tAR    | 50  |     | 55  |     | 60  |     | ns    | 14     |
| Column address to RAS lead time            | tRAL   | 30  |     | 35  |     | 40  |     | ns    |        |
| Read command set-up time                   | tRCS   | 0   |     | 0   |     | 0   |     | ns    |        |
| Read command hold time referenced to CAS   | tRCH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Read command hold time referenced to RAS   | tRRH   | 0   |     | 0   |     | 0   |     | ns    |        |
| Write command hold time                    | tWCH   | 10  |     | 10  |     | 10  |     | ns    |        |
| Write command hold time referenced to RAS  | tWCR   | 45  |     | 50  |     | 55  |     | ns    | 14     |
| Write command pulse width                  | tWP    | 10  |     | 10  |     | 10  |     | ns    |        |
| Write command to RAS lead time             | tRWL   | 15  |     | 15  |     | 15  |     | ns    |        |
| Write command to CAS lead time             | tCWL   | 15  |     | 15  |     | 15  |     | ns    |        |

AC CHARACTERISTICS (0°C ≤ T<sub>a</sub> ≤ 70°C, See note 2)

| Parameter                                   | Symbol | - 6 |      | - 7 |      | - 8 |      | Units | Notes |
|---|--------|-----|------|-----|------|-----|------|-------|-------|
|   |        | Min | Max  | Min | Max  | Min | Max  |       |       |
| Data set-up time                            | tDS    | 0   |      | 0   |      | 0   |      | ns    | 9     |
| Data hold time                              | tDH    | 15  |      | 15  |      | 15  |      | ns    | 9     |
| Data hold time referenced to RAS            | tDHR   | 50  |      | 55  |      | 60  |      | ns    | 14    |
| Refresh period(Normal)                      | tREF   |     | 8    |     | 8    |     | 8    | ms    |       |
| Refresh period(L-ver)                       | tREF   |     | 128  |     | 128  |     | 128  | ms    |       |
| Write command set-up time                   | tWCS   | 0   |      | 0   |      | 0   |      | ns    | 7     |
| CAS to W delay time                         | tCWD   | 15  |      | 20  |      | 20  |      | ns    | 7     |
| RAS to W delay time                         | tRWD   | 60  |      | 70  |      | 80  |      | ns    | 7     |
| Column address to W delay time              | tAWD   | 30  |      | 35  |      | 40  |      | ns    | 7     |
| CAS precharge to W delay time               | tCPWD  | 35  |      | 40  |      | 45  |      | ns    |       |
| CAS set-up time (CAS-before-RAS refresh)    | tCSR   | 5   |      | 5   |      | 5   |      | ns    |       |
| CAS hold time (CAS-before-RAS refresh)      | tCHR   | 15  |      | 15  |      | 15  |      | ns    |       |
| RAS to CAS precharge time                   | tRPC   | 5   |      | 5   |      | 5   |      | ns    |       |
| CAS precharge time(CBR counter test cycle)  | tCPT   | 20  |      | 25  |      | 30  |      | ns    |       |
| Access time from CAS precharge              | tCPA   |     | 35   |     | 35   |     | 45   | ns    | 3     |
| Fast Page mode cycle time                   | tPC    | 40  |      | 45  |      | 50  |      | ns    |       |
| Fast Page mode read-modify-write cycle time | tPRWC  | 60  |      | 60  |      | 65  |      | ns    |       |
| CAS precharge time (Fast page cycle)        | tCP    | 10  |      | 10  |      | 10  |      | ns    |       |
| RAS pulse width (Fast page cycle)           | tRASP  | 60  | 200K | 70  | 200K | 80  | 200K | ns    |       |
| RAS hold time from CAS precharge            | tRHCP  | 40  |      | 45  |      | 50  |      | ns    |       |

## NOTES

1. An initial pause of 200 $\mu$ s is required after power up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}(\max)$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
11. Normal operation requires the "TF" pin to be connected to  $V_{ss}$  or TTL logic low level or left unconnected on the printed wiring board.
12. When the "TF" pin is connected to a defined positive voltage, the internal test function may be activated. Contact Samsung for specific operational details of the "test function".
13. In a test mode cycle, the value of  $t_{RAC}$ ,  $t_{CAC}$ ,  $t_{AA}$  is delayed for 3ns.
14.  $t_{AR}$ ,  $t_{WCR}$ , and  $t_{DHR}$  are referenced to  $t_{RAD}(\max)$ .

*256K x 4 Bit CMOS Dynamic RAM with Fast Page Mode*

**DESCRIPTION**

This is a family of 262,144 x 4 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Access time(-6, -7 or -8), power consumption (Normal or Low power), and package type (SOJ, ZIP,DIP) are optional features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh capabilities.

This 256Kx4 Fast Page Mode DRAM Family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

**FEATURES**

- Part Identification  
- KM44C256D/D-L(5V)

- Active Power Dissipation

Unit : mW

| Speed | Active Power Dissipation |
|-------|--------------------------|
| -6    | 385                      |
| -7    | 358                      |
| -8    | 330                      |

- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- TTL(5V) compatible inputs and outputs
- Early write or Output Enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ, ZIP, and DIP packages
- Single +5V±10% power supply


- Refresh cycles

| Part No.  | Refresh Cycle | Refresh period |       |
|-----------|---------------|----------------|-------|
|           |               | Normal         | L     |
| KM44C256D | 512           | 8ms            | 128ms |

- Performance range:

| Speed | tRAC | tCAC | tRC   | tPC  |
|-------|------|------|-------|------|
| -6    | 60ns | 15ns | 110ns | 40ns |
| -7    | 70ns | 20ns | 130ns | 45ns |
| -8    | 80ns | 20ns | 150ns | 50ns |

**FUNCTIONAL BLOCK DIAGRAM**




SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.




PIN CONFIGURATION (Top Views)


• KM44C256DJ



• KM44C256DP



• KM44C256DZ



2

| Pin Name | Pin Function          |
|----------|-----------------------|
| A0 - A8  | Address Inputs        |
| DQ0~3    | Data In/out           |
| Vss      | Ground                |
| RAS      | Row Address Strobe    |
| CAS      | Column Address Strobe |
| W        | Read/Write Input      |
| OE       | Data Outputs Enable   |
| Vcc      | Power(+5.0V)          |
| N.C      | No Connection         |
| NL       | No Lead               |

## ABSOLUTE MAXIMUM RATINGS

| Parameter   | Symbol                             | Rating      | Units |
|---|------------------------------------|-------------|-------|
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -1 to +7.0  | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -1 to +7.0  | V     |
| Storage temperature   | T <sub>stg</sub>                   | -55 to +150 | °C    |
| Power dissipation   | P <sub>D</sub>                     | 600         | mW    |
| Short circuit output current                                  | I <sub>OS</sub>                    | 50          | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | Min                | Typ | Max                              | Unit |
|--------------------|-----------------|--------------------|-----|----------------------------------|------|
| Supply voltage     | V <sub>CC</sub> | 4.5                | 5.0 | 5.5                              | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                | V    |
| Input high voltage | V <sub>IH</sub> | 2.4                | -   | V <sub>CC</sub> +1* <sup>1</sup> | V    |
| Input low voltage  | V <sub>IL</sub> | -2.0* <sup>2</sup> | -   | 0.8                              | V    |

\*1 : V<sub>CC</sub>+2.0V at pulse width ≤ 20ns (pulse width is measured at V<sub>CC</sub>)

\*2 : -2.0V at pulse width ≤ 20ns (pulse is measured at V<sub>SS</sub>)

## DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

| Parameter   | Symbol            | Min | Max | Units |
|---|-------------------|-----|-----|-------|
| Input leakage current (Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5V<br>all other pins not under test=0 volts.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
| Output leakage current<br>(Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
| Output high voltage level(I <sub>OH</sub> =-5mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
| Output low voltage level(I <sub>OL</sub> =4.2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

| Symbol           | Power       | Speed          | Max       | Units          |
|------------------|-------------|----------------|-----------|----------------|
|                  |             |                | KM44C256D |                |
| I <sub>CC1</sub> | Don't care  | -6<br>-7<br>-8 | 60        | mA<br>mA<br>mA |
|                  |             |                | 55        |                |
|                  |             |                | 50        |                |
| I <sub>CC2</sub> | Don't care  | Don't care     | 2         | mA             |
| I <sub>CC3</sub> | Don't care  | -6<br>-7<br>-8 | 60        | mA<br>mA<br>mA |
|                  |             |                | 55        |                |
|                  |             |                | 50        |                |
| I <sub>CC4</sub> | Don't care  | -6<br>-7<br>-8 | 50        | mA<br>mA<br>mA |
|                  |             |                | 45        |                |
|                  |             |                | 40        |                |
| I <sub>CC5</sub> | Normal<br>L | Don't care     | 1         | mA<br>μA       |
|                  |             |                | 100       |                |
| I <sub>CC6</sub> | Don't care  | -6<br>-7<br>-8 | 60        | mA<br>mA<br>mA |
|                  |             |                | 55        |                |
|                  |             |                | 50        |                |
| I <sub>CC7</sub> | L           | Don't care     | 100       | μA             |

2

I<sub>CC1</sub>\* : Operating current ( $\overline{RAS}$  and  $\overline{CAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -only refresh current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Fast Page Mode current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @t<sub>PC</sub>=min.)

I<sub>CC5</sub> : Standby current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -before- $\overline{RAS}$  refresh current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V<sub>IH</sub>)=V<sub>CC</sub>-0.2V, Input low voltage(V<sub>IL</sub>)=0.2V,  $\overline{CAS}=\overline{CAS}$ -before- $\overline{RAS}$  cycling or 0.2V  
 DIN= $\overline{W}=A0 \sim A8=V_{CC}-0.2V$  or 0.2V, T<sub>RC</sub>= 125μs(L-ver), T<sub>RAS</sub>=T<sub>TRAS</sub>min~300 ns

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub> and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, Address can be changed maximum once within one fast page mode cycle time t<sub>PC</sub>.

CAPACITANCE (T<sub>A</sub>=25°C, V<sub>CC</sub>=5V, f=1MHz)

| Parameter  | Symbol           | Min | Max | Unit |
|--|------------------|-----|-----|------|
| Input capacitance [A0 - A8]  | C <sub>IN1</sub> | -   | 6   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , W, OE] | C <sub>IN2</sub> | -   | 7   | pF   |
| Output capacitance [DQ0~DQ3]   | C <sub>OUT</sub> | -   | 7   | pF   |

AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 1,2)

Test condition : V<sub>CC</sub>=5.0V±10%, V<sub>ih</sub>/V<sub>il</sub>=2.4/0.8V, V<sub>oh</sub>/V<sub>ol</sub>=2.0/0.8V

| Parameter   | Symbol | - 6 |     | - 7 |     | - 8 |     | Units | Notes  |
|---|--------|-----|-----|-----|-----|-----|-----|-------|--------|
|   |        | Min | Max | Min | Max | Min | Max |       |        |
| Random read or write cycle time                                   | tRC    | 110 |     | 130 |     | 150 |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 155 |     | 175 |     | 195 |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |     | 60  |     | 70  |     | 80  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |     | 15  |     | 20  |     | 20  | ns    | 3,4,5  |
| Access time from column address                                   | tAA    |     | 30  |     | 35  |     | 40  | ns    | 3,9    |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 0   |     | 0   |     | 0   |     | ns    | 3      |
| Output buffer turn-off delay                                      | tOFF   | 0   | 15  | 0   | 20  | 0   | 20  | ns    | 6      |
| Transition time (rise and fall)                                   | tT     | 3   | 50  | 3   | 50  | 3   | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 40  |     | 50  |     | 60  |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 60  | 10K | 70  | 10K | 80  | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 15  |     | 20  |     | 20  |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 60  |     | 70  |     | 80  |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 15  | 10K | 20  | 10K | 20  | 10K | ns    |        |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20  | 45  | 20  | 50  | 20  | 60  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15  | 30  | 15  | 35  | 15  | 40  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5   |     | 5   |     | 5   |     | ns    |        |
| Row address set-up time   | tASR   | 0   |     | 0   |     | 0   |     | ns    |        |
| Row address hold time   | tRAH   | 10  |     | 10  |     | 10  |     | ns    |        |
| Column address set-up time  | tASC   | 0   |     | 0   |     | 0   |     | ns    |        |
| Column address hold time  | tCAH   | 15  |     | 15  |     | 15  |     | ns    |        |
| Column address hold time referenced to $\overline{\text{RAS}}$    | tAR    | 50  |     | 55  |     | 60  |     | ns    | 11     |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 30  |     | 35  |     | 40  |     | ns    |        |
| Read command set-up time  | tRCS   | 0   |     | 0   |     | 0   |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Write command hold time   | tWCH   | 10  |     | 10  |     | 10  |     | ns    |        |
| Write command hold time referenced to $\overline{\text{RAS}}$     | tWCR   | 45  |     | 50  |     | 55  |     | ns    | 11     |
| Write command pulse width   | tWP    | 10  |     | 10  |     | 10  |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 15  |     | 15  |     | 15  |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 15  |     | 15  |     | 15  |     | ns    |        |

AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 2)

| Parameter   | Symbol | - 6 |      | - 7 |      | - 8 |      | Units | Notes |
|---|--------|-----|------|-----|------|-----|------|-------|-------|
|   |        | Min | Max  | Min | Max  | Min | Max  |       |       |
| Data set-up time  | tDS    | 0   |      | 0   |      | 0   |      | ns    | 9     |
| Data hold time  | tDH    | 15  |      | 15  |      | 15  |      | ns    | 9     |
| Data hold time referenced to $\overline{\text{RAS}}$  | tDHR   | 50  |      | 55  |      | 60  |      | ns    | 11    |
| Refresh period(Normal)  | tREF   |     | 8    |     | 8    |     | 8    | ms    |       |
| Refresh period(L-ver)   | tREF   |     | 128  |     | 128  |     | 128  | ms    |       |
| Write command set-up time   | tWCS   | 0   |      | 0   |      | 0   |      | ns    | 7     |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time   | tCWD   | 40  |      | 45  |      | 45  |      | ns    | 7     |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time   | tRWD   | 85  |      | 95  |      | 105 |      | ns    | 7     |
| Column address to $\overline{\text{W}}$ delay time  | tAWD   | 55  |      | 60  |      | 65  |      | ns    | 7     |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time                                   | tCPWD  | 60  |      | 65  |      | 70  |      | ns    |       |
| $\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh) | tCSR   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)   | tCHR   | 15  |      | 15  |      | 15  |      | ns    |       |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time                                       | tRPC   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time( $\overline{\text{CBR}}$ counter test cycle)                     | tCPT   | 20  |      | 25  |      | 30  |      | ns    |       |
| Access time from $\overline{\text{CAS}}$ precharge  | tCPA   |     | 35   |     | 35   |     | 40   | ns    | 3     |
| Fast Page mode cycle time   | tPC    | 40  |      | 45  |      | 50  |      | ns    |       |
| Fast Page mode read-modify-write cycle time   | tPRWC  | 80  |      | 85  |      | 90  |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time (Fast page cycle)  | tCP    | 10  |      | 10  |      | 10  |      | ns    |       |
| $\overline{\text{RAS}}$ pulse width (Fast page cycle)   | tRASP  | 60  | 100K | 70  | 100K | 80  | 100K | ns    |       |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge                                | tRHCP  | 40  |      | 45  |      | 50  |      | ns    |       |
| $\overline{\text{OE}}$ access time  | tOEA   |     | 15   |     | 20   |     | 20   | ns    |       |
| $\overline{\text{OE}}$ to data delay  | tOED   | 15  |      | 20  |      | 20  |      | ns    |       |
| Output buffer turn off delay time from $\overline{\text{OE}}$   | tOEZ   | 0   | 15   | 0   | 20   | 0   | 20   | ns    |       |
| $\overline{\text{OE}}$ command hold time  | tOEH   | 15  |      | 20  |      | 20  |      | ns    |       |

## NOTES

1. An initial pause of 200 $\mu$ s is required after power up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}(\max)$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
11.  $t_{AR}$ ,  $t_{WCR}$ , and  $t_{DHR}$  are referenced to  $t_{RAD}(\max)$ .

128K x 8 Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 131,072 x 8 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Access time (55, 60, or 70) and power consumption (Normal or Low power) are optional features of this family. All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in Low power version.

This 128Kx8 Fast Page Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory unit for personal computer and portable machines.



FEATURES

- Part Identification  
- KM48C128/L

- Active power consumption

Unit : mW

| Speed | Active power consumption |
|-------|--------------------------|
| -55   | 413                      |
| -6    | 385                      |
| -7    | 360                      |

- Fast Page Mode operation
- Byte Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL compatible inputs and outputs
- Early Write or output enable controlled write
- Available in plastic SOJ packages
- Single+5V±10% power supply


- Refresh cycles

| Part NO. | Vcc | Refresh cycle | Refresh period |      |
|----------|-----|---------------|----------------|------|
|          |     |               | Normal         | L    |
| 48C128   | 5V  | 512           | 8ms            | 64ms |

- Performance range


| Speed | tRAC | tCAC | tRC   | tPC  |
|-------|------|------|-------|------|
| -55   | 55ns | 15ns | 110ns | 40ns |
| -6    | 60ns | 15ns | 110ns | 40ns |
| -7    | 70ns | 20ns | 130ns | 45ns |

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



| Pin Name | Pin Function          | Pin Name | Pin Function       |
|----------|-----------------------|----------|--------------------|
| A0 - A8  | Address Inputs        | W        | Read/Write Input   |
| DQ0 -7   | Data In/Out           | OE       | Data Output Enable |
| Vss      | Ground                | Vcc      | Power (+5V)        |
| RAS      | Row Address Strobe    | N.C      | No Connection      |
| CAS      | Column Address Strobe |          |                    |



## ABSOLUTE MAXIMUM RATINGS

| Parameter   | Symbol                             | Rating       | Units |
|---|------------------------------------|--------------|-------|
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -1.0 to +7.0 | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -1.0 to +7.0 | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | Min                | Typ | Max                                | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|------|
| Supply Voltage     | V <sub>CC</sub> | 4.5                | 5.0 | 5.5                                | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.4                | -   | V <sub>CC</sub> +1.0 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -1.0 <sup>*2</sup> | -   | 0.8                                | V    |

\*1 : V<sub>CC</sub>+2.0V/20ns, Pulse width is measured at V<sub>CC</sub>.

\*2 : -2.0V/20ns, Pulse width is measured at V<sub>SS</sub>.

## DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter  | Symbol            | Min | Max | Units |
|--|-------------------|-----|-----|-------|
| Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V,<br>(Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V, all other pins not under test=0V) | I <sub>I(L)</sub> | -5  | 5   | μA    |
| Output Leakage Current<br>(Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )  | I <sub>O(L)</sub> | -5  | 5   | μA    |
| Output High Voltage Level (I <sub>OH</sub> =-5mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
| Output Low Voltage Level (I <sub>OL</sub> =4.2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |

## DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Symbol           | Power       | Speed      | Max | Units |
|------------------|-------------|------------|-----|-------|
| I <sub>CC1</sub> | Don't care  | -55        | 65  | mA    |
|                  |             | -6         | 65  |       |
|                  |             | -7         | 55  |       |
| I <sub>CC2</sub> | Don't care  | Don't care | 2   | mA    |
| I <sub>CC3</sub> | Don't care  | -55        | 65  | mA    |
|                  |             | -6         | 65  |       |
|                  |             | -7         | 55  |       |
| I <sub>CC4</sub> | Don't care  | -55        | 60  | mA    |
|                  |             | -6         | 60  |       |
|                  |             | -7         | 55  |       |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 1   | mA    |
|                  |             |            | 150 |       |
| I <sub>CC6</sub> | Don't care  | -55        | 65  | mA    |
|                  |             | -6         | 65  |       |
|                  |             | -7         | 55  |       |
| I <sub>CC7</sub> | L           | Don't care | 300 | μA    |
| I <sub>CCS</sub> | L           | Don't care | 200 | μA    |

I<sub>CC1</sub>\* : Operating current ( $\overline{RAS}$ ,  $\overline{CAS}$ , Address cycling @t<sub>RC</sub>=min.)I<sub>CC2</sub> : Standby current ( $\overline{RAS}=\overline{CAS}=V_{IH}$ ,  $W=$ Don't care)I<sub>CC3</sub>\* :  $\overline{RAS}$ -only refresh current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @t<sub>RC</sub>=min.)I<sub>CC4</sub>\* : Fast Page Mode current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @t<sub>PC</sub>=min.)I<sub>CC5</sub> : Standby current ( $\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$ ,  $W=$ Don't care)I<sub>CC6</sub>\* :  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up modeInput high voltage( $V_{IH}$ )= $V_{CC}-0.2V$ , Input low voltage( $V_{IL}$ )= $0.2V$ ,  $\overline{CAS}=0.2V$ Din = Don't care, t<sub>RC</sub>=125μs, t<sub>TRAS</sub>=t<sub>RAS</sub> min~300 nsI<sub>CCS</sub> : Self refresh current $\overline{RAS}=\overline{CAS}=V_{IL}$ ,  $W=\overline{OE}=A0 \sim A8 = V_{CC}-0.2V$  or  $0.2V$ ,DQ0 ~ DQ7=  $V_{CC}-0.2V$ ,  $0.2V$  or open

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one fast page mode cycle time, t<sub>PC</sub>.

**CAPACITANCE** ( $T_A=25^{\circ}\text{C}$ ,  $V_{CC}=5\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter   | Symbol    | Min | Max | Unit |
|---|-----------|-----|-----|------|
| Input capacitance [A0 ~ A8]   | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , W, $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0~ DQ7]   | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , See note 1,2)

Test condition :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{ih}/V_{il}=2.4/0.8\text{V}$ ,  $V_{oh}/V_{ol}=2.4/0.4\text{V}$

| Parameter   | Symbol | - 55 |     | - 6 |     | - 7 |     | Units | Notes  |
|---|--------|------|-----|-----|-----|-----|-----|-------|--------|
|   |        | Min  | Max | Min | Max | Min | Max |       |        |
| Random read or write cycle time                                   | tRC    | 110  |     | 110 |     | 130 |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 155  |     | 155 |     | 185 |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |      | 55  |     | 60  |     | 70  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |      | 15  |     | 15  |     | 20  | ns    | 3,4,5  |
| Access time from column address                                   | tAA    |      | 30  |     | 30  |     | 35  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 0    |     | 0   |     | 0   |     | ns    | 3      |
| Output buffer turn-off delay                                      | tOFF   | 0    | 15  | 0   | 15  | 0   | 15  | ns    | 6      |
| Transition time (rise and fall)                                   | tT     | 3    | 50  | 3   | 50  | 3   | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 40   |     | 40  |     | 50  |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 60   | 10K | 60  | 10K | 70  | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 15   |     | 15  |     | 20  |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 60   |     | 60  |     | 70  |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 15   | 10K | 15  | 10K | 20  | 10K | ns    |        |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20   | 45  | 20  | 45  | 20  | 50  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15   | 30  | 15  | 30  | 15  | 35  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5    |     | 5   |     | 5   |     | ns    |        |
| Row address set-up time   | tASR   | 0    |     | 0   |     | 0   |     | ns    |        |
| Row address hold time   | tRAH   | 10   |     | 10  |     | 10  |     | ns    |        |
| Column address set-up time  | tASC   | 0    |     | 0   |     | 0   |     | ns    |        |
| Column address hold time  | tCAH   | 10   |     | 10  |     | 15  |     | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 30   |     | 30  |     | 35  |     | ns    |        |
| Read command set-up time  | tRCS   | 0    |     | 0   |     | 0   |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0    |     | 0   |     | 0   |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0    |     | 0   |     | 0   |     | ns    | 8      |
| Write command set-up time   | tWCS   | 0    |     | 0   |     | 0   |     | ns    |        |
| Write command hold time   | tWCH   | 10   |     | 10  |     | 10  |     | ns    |        |
| Write command pulse width   | tWP    | 10   |     | 10  |     | 10  |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 15   |     | 15  |     | 15  |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 15   |     | 15  |     | 15  |     | ns    |        |

2

AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 1,2)

| Parameter  | Symbol | - 55 |      | - 6 |      | - 7 |      | Units | Notes |
|--|--------|------|------|-----|------|-----|------|-------|-------|
|  |        | Min  | Max  | Min | Max  | Min | Max  |       |       |
| Data set-up time   | tDS    | 0    |      | 0   |      | 0   |      | ns    | 9     |
| Data hold time   | tDH    | 10   |      | 10  |      | 15  |      | ns    | 9     |
| Refresh period (Normal)  | tREF   |      | 8    |     | 8    |     | 8    | ms    |       |
| Refresh period (L-ver)   | tREF   |      | 64   |     | 64   |     | 64   | ms    |       |
| $\overline{CAS}$ to $\overline{W}$ delay time                                      | tCWD   | 40   |      | 40  |      | 50  |      | ns    | 8     |
| $\overline{RAS}$ to $\overline{W}$ delay time                                      | tRWD   | 85   |      | 85  |      | 95  |      | ns    | 8     |
| Column address to $\overline{W}$ delay time  | tAWD   | 55   |      | 55  |      | 60  |      | ns    | 8     |
| $\overline{CAS}$ precharge to $\overline{W}$ delay time                            | tCPWD  | 60   |      | 60  |      | 65  |      | ns    |       |
| $\overline{CAS}$ set-up time ( $\overline{CAS}$ -before- $\overline{RAS}$ refresh) | tCSR   | 10   |      | 10  |      | 10  |      | ns    |       |
| $\overline{CAS}$ hold time ( $\overline{CAS}$ -before- $\overline{RAS}$ refresh)   | tCHR   | 10   |      | 10  |      | 10  |      | ns    |       |
| $\overline{RAS}$ to $\overline{CAS}$ precharge time                                | tRPC   | 5    |      | 5   |      | 5   |      | ns    |       |
| $\overline{CAS}$ precharge time( $\overline{CBR}$ counter test cycle)              | tCPT   | 20   |      | 20  |      | 25  |      | ns    |       |
| Access time from $\overline{CAS}$ precharge  | tCPA   |      | 35   |     | 35   |     | 40   | ns    | 3     |
| Fast Page mode cycle time  | tPC    | 40   |      | 40  |      | 45  |      | ns    |       |
| Fast Page mode read-modify-write cycle time  | tPRWC  | 80   |      | 80  |      | 95  |      | ns    |       |
| $\overline{CAS}$ precharge time (Fast page cycle)                                  | tCP    | 10   |      | 10  |      | 10  |      | ns    |       |
| $\overline{RAS}$ pulse width (Fast page cycle)                                     | tRASP  | 60   | 100K | 60  | 100K | 70  | 100K | ns    |       |
| $\overline{RAS}$ hold time from $\overline{CAS}$ precharge                         | tRHCP  | 35   |      | 35  |      | 40  |      | ns    |       |
| $\overline{OE}$ access time  | tOEA   |      | 15   |     | 15   |     | 20   | ns    |       |
| $\overline{OE}$ to data delay  | tOED   | 15   |      | 15  |      | 20  |      | ns    |       |
| Out put buffer turn off delay time from $\overline{OE}$                            | tOEZ   | 0    | 15   | 0   | 15   | 0   | 20   | ns    | 6     |
| $\overline{OE}$ command hold time  | tOEH   | 15   |      | 15  |      | 20  |      | ns    |       |
| $\overline{RAS}$ pulse width ( $\overline{C}$ -B- $\overline{R}$ self refresh)     | tRASS  | 100  |      | 100 |      | 100 |      | μs    | 11    |
| $\overline{RAS}$ precharge time ( $\overline{C}$ -B- $\overline{R}$ self refresh)  | tRPS   | 110  |      | 110 |      | 130 |      | ns    | 11    |
| $\overline{CAS}$ hold time ( $\overline{C}$ -B- $\overline{R}$ self refresh)       | tCHS   | -50  |      | -50 |      | -50 |      | ns    | 11    |

## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles before proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 50pF.
4. Operation within the  $t_{\text{RCD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
5. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ ,  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$  and  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{\text{RAD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled by  $t_{\text{AA}}$ .
11. For all of the refresh mode except the distributed  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh mode, 512 cycles of burst refresh must be executed within 4ms before and after self refresh, in order to meet refresh specification.(L-version).

128K x 8 Bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 131,072x 8 bit Extended Data Out CMOS DRAMs. Extended Data Out offers high speed random access of memory cells within the same row. Access time (55, 60, or 70) and power consumption (Normal or Low power) are optional features of this family. All of this family have **CAS-before-RAS** refresh, **RAS-only** refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in Low power version.

This 128Kx8 Extended Data Out DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory unit for personal computer and portable machines.

FEATURES

- Part Identification  
- KM48C124/L

- Active power consumption

Unit : mW

| Speed | Active power consumption |
|-------|--------------------------|
| -55   | 413                      |
| -6    | 385                      |
| -7    | 358                      |

- Extended Data Out operation
- Byte Read/Write operation
- **CAS-before-RAS** refresh capability
- **RAS-only** and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL compatible inputs and outputs
- Early Write or output enable controlled write
- Available in plastic SOJ packages
- Single +5V±10% power supply


- Refresh cycles

| Part NO. | Vcc | Refresh cycle | Refresh period |      |
|----------|-----|---------------|----------------|------|
|          |     |               | Normal         | L    |
| 48C124   | 5V  | 512           | 8ms            | 64ms |

- Performance range


| Speed | tRAC | tCAC | tRC   | tHPC |
|-------|------|------|-------|------|
| -55   | 55ns | 17ns | 104ns | 25ns |
| -6    | 60ns | 17ns | 104ns | 25ns |
| -7    | 70ns | 20ns | 124ns | 30ns |

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO. LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



2

| Pin Name | Pin Function          | Pin Name | Pin Function       |
|----------|-----------------------|----------|--------------------|
| A0 - A8  | Address Inputs        | W        | Read/Write Input   |
| DQ0 -7   | Data In/Out           | OE       | Data Output Enable |
| Vss      | Ground                | Vcc      | Power (+5V)        |
| RAS      | Row Address Strobe    | N.C      | No Connection      |
| CAS      | Column Address Strobe |          |                    |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating       | Units |
|---|------------------------------------|--------------|-------|
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -1.0 to +7.0 | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -1.0 to +7.0 | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub> = 0 to 70 °C)

| Parameter          | Symbol          | Min                | Typ | Max                                | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|------|
| Supply Voltage     | V <sub>CC</sub> | 4.5                | 5.0 | 5.5                                | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.4                | -   | V <sub>CC</sub> +1.0 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -1.0 <sup>*2</sup> | -   | 0.8                                | V    |

\*1 : V<sub>CC</sub>+2.0V/20ns, Pulse width is measured at V<sub>CC</sub>.

\*2 : -2.0V/20ns, Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Parameter  | Symbol            | Min | Max | Units |
|--|-------------------|-----|-----|-------|
| Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5V,<br>(Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5V, all other pins not under test=0V) | I <sub>I(L)</sub> | -5  | 5   | μA    |
| Output Leakage Current<br>(Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )   | I <sub>O(L)</sub> | -5  | 5   | μA    |
| Output High Voltage Level (I <sub>OH</sub> =-5mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
| Output Low Voltage Level (I <sub>OL</sub> =4.2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |



**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Symbol | Power       | Speed      | Max | Units |
|--------|-------------|------------|-----|-------|
| Icc1   | Don't care  | -55        | 65  | mA    |
|        |             | -6         | 65  |       |
|        |             | -7         | 55  |       |
| Icc2   | Don't care  | Don't care | 2   | mA    |
| Icc3   | Don't care  | -55        | 65  | mA    |
|        |             | -6         | 65  |       |
|        |             | -7         | 55  |       |
| Icc4   | Don't care  | -55        | 85  | mA    |
|        |             | -6         | 85  |       |
|        |             | -7         | 75  |       |
| Icc5   | Normal<br>L | Don't care | 1   | mA    |
|        |             |            | 150 |       |
| Icc6   | Don't care  | -55        | 65  | mA    |
|        |             | -6         | 65  |       |
|        |             | -7         | 55  |       |
| Icc7   | L           | Don't care | 300 | μA    |
| Icc8   | L           | Don't care | 200 | μA    |

2

Icc1\* : Operating current ( $\overline{RAS}$ ,  $\overline{CAS}$ , Address cycling @tRC=min.)

Icc2 : Standby current ( $\overline{RAS}=\overline{CAS}=V_{IH}$ ,  $\overline{W}$ =Don't care)

Icc3\* :  $\overline{RAS}$ -only refresh current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @tRC=min.)

Icc4\* : Hyper Page Mode current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @tHPC=min.)

Icc5 : Standby current ( $\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$ ,  $\overline{W}$ =Don't care)

Icc6\* :  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage( $V_{IH}$ )= $V_{CC}-0.2V$ , Input low voltage( $V_{IL}$ )= $0.2V$ ,  $\overline{CAS}=0.2V$

Din = Don't care, tRC=125μs, tRAS=tRAS min~300 ns

Icc8 : Self refresh current

$\overline{RAS}=\overline{CAS}=V_{IL}$ ,  $\overline{W}=\overline{OE}=A0 \sim A8 = V_{CC}-0.2V$  or  $0.2V$ ,

DQ0 ~ DQ7 =  $V_{CC}-0.2V$ ,  $0.2V$  or open

\* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In Icc4, address can be changed maximum once within one hyper page cycle time, tHPC

**CAPACITANCE** ( $T_A=25^\circ\text{C}$ ,  $V_{CC}=5\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter                           | Symbol    | Min | Max | Unit |
|-------------------------------------|-----------|-----|-----|------|
| Input capacitance [A0 ~ A8]         | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [RAS, CAS, W, OE] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 ~ DQ7]      | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 1,2)

Test condition :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{ih}/V_{il}=2.4/0.8\text{V}$ ,  $V_{oh}/V_{ol}=2.0/0.8\text{V}$

| Parameter                                | Symbol | - 55 |     | - 6 |     | - 7 |     | Units | Notes  |
|--|--------|------|-----|-----|-----|-----|-----|-------|--------|
|  |        | Min  | Max | Min | Max | Min | Max |       |        |
| Random read or write cycle time          | tRC    | 104  |     | 104 |     | 124 |     | ns    |        |
| Read-modify-write cycle time             | tRWC   | 135  |     | 140 |     | 165 |     | ns    |        |
| Access time from RAS                     | tRAC   |      | 55  |     | 60  |     | 70  | ns    | 3,4,10 |
| Access time from CAS                     | tCAC   |      | 17  |     | 17  |     | 20  | ns    | 3,4,5  |
| Access time from column address          | tAA    |      | 30  |     | 30  |     | 35  | ns    | 3,10   |
| CAS to output in Low-Z                   | tCLZ   | 3    |     | 3   |     | 3   |     | ns    | 3      |
| Output buffer turn-off delay from CAS    | tCEZ   | 3    | 15  | 3   | 15  | 3   | 15  | ns    | 6, 13  |
| Transition time (rise and fall)          | tT     | 2    | 50  | 2   | 50  | 2   | 50  | ns    | 2      |
| RAS precharge time                       | tRP    | 40   |     | 40  |     | 50  |     | ns    |        |
| RAS pulse width                          | tRAS   | 60   | 10K | 60  | 10K | 70  | 10K | ns    |        |
| RAS hold time                            | tRSH   | 17   |     | 17  |     | 20  |     | ns    |        |
| CAS hold time                            | tCSH   | 50   |     | 50  |     | 60  |     | ns    |        |
| CAS pulse width                          | tCAS   | 10   | 10K | 10  | 10K | 15  | 10K | ns    | 11     |
| RAS to CAS delay time                    | tRCD   | 20   | 43  | 20  | 43  | 20  | 50  | ns    | 4      |
| RAS to column address delay time         | tRAD   | 15   | 30  | 15  | 30  | 15  | 35  | ns    | 10     |
| CAS to RAS precharge time                | tCRP   | 5    |     | 5   |     | 5   |     | ns    |        |
| Row address set-up time                  | tASR   | 0    |     | 0   |     | 0   |     | ns    |        |
| Row address hold time                    | tRAH   | 10   |     | 10  |     | 10  |     | ns    |        |
| Column address set-up time               | tASC   | 0    |     | 0   |     | 0   |     | ns    |        |
| Column address hold time                 | tCAH   | 10   |     | 10  |     | 15  |     | ns    |        |
| Column address to RAS lead time          | tRAL   | 30   |     | 30  |     | 35  |     | ns    |        |
| Read command set-up time                 | tRCS   | 0    |     | 0   |     | 0   |     | ns    |        |
| Read command hold time referenced to CAS | tRCH   | 0    |     | 0   |     | 0   |     | ns    | 8      |
| Read command hold time referenced to RAS | tRRH   | 0    |     | 0   |     | 0   |     | ns    | 8      |
| Write command set-up time                | tWCS   | 0    |     | 0   |     | 0   |     | ns    | 7      |
| Write command hold time                  | tWCH   | 10   |     | 10  |     | 10  |     | ns    |        |
| Write command pulse width                | tWP    | 10   |     | 10  |     | 10  |     | ns    |        |
| Write command to RAS lead time           | tRWL   | 15   |     | 15  |     | 15  |     | ns    |        |
| Write command to CAS lead time           | tCWL   | 10   |     | 10  |     | 15  |     | ns    |        |

AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 1,2)

| Parameter                                    | Symbol             | - 55 |      | - 6 |      | - 7 |      | Units | Notes |
|--|--------------------|------|------|-----|------|-----|------|-------|-------|
|  |                    | Min  | Max  | Min | Max  | Min | Max  |       |       |
| Data set-up time                             | t <sub>DS</sub>    | 0    |      | 0   |      | 0   |      | ns    | 9     |
| Data hold time                               | t <sub>DH</sub>    | 10   |      | 10  |      | 15  |      | ns    | 9     |
| Refresh period (Normal)                      | t <sub>REF</sub>   |      | 8    |     | 8    |     | 8    | ms    |       |
| Refresh period (L-ver)                       | t <sub>REF</sub>   |      | 64   |     | 64   |     | 64   | ms    |       |
| CAS to W delay time                          | t <sub>CWD</sub>   | 36   |      | 36  |      | 44  |      | ns    | 7     |
| RAS to W delay time                          | t <sub>RWD</sub>   | 74   |      | 79  |      | 94  |      | ns    | 7     |
| Column address to W delay time               | t <sub>AWD</sub>   | 49   |      | 49  |      | 59  |      | ns    | 7     |
| CAS precharge to W delay time                | t <sub>CPWD</sub>  | 54   |      | 54  |      | 64  |      | ns    |       |
| CAS set-up time (CAS-before-RAS refresh)     | t <sub>CSR</sub>   | 5    |      | 5   |      | 5   |      | ns    |       |
| CAS hold time (CAS-before-RAS refresh)       | t <sub>CHR</sub>   | 10   |      | 10  |      | 10  |      | ns    |       |
| RAS to CAS precharge time                    | t <sub>RPC</sub>   | 5    |      | 5   |      | 5   |      | ns    |       |
| CAS precharge time (CBF counter test cycle)  | t <sub>CPT</sub>   | 20   |      | 20  |      | 25  |      | ns    |       |
| Access time from CAS precharge               | t <sub>CPA</sub>   |      | 35   |     | 35   |     | 40   | ns    | 3     |
| Hyper Page mode cycle time                   | t <sub>HPC</sub>   | 25   |      | 25  |      | 30  |      | ns    | 11    |
| Hyper Page mode read-modify-write cycle time | t <sub>HPRWC</sub> | 56   |      | 56  |      | 71  |      | ns    | 11    |
| CAS precharge time (Hyper page cycle)        | t <sub>CP</sub>    | 10   |      | 10  |      | 10  |      | ns    |       |
| RAS pulse width (Hyper page cycle)           | t <sub>RASP</sub>  | 60   | 100K | 60  | 100K | 70  | 100K | ns    |       |
| RAS hold time from CAS precharge             | t <sub>RHCP</sub>  | 35   |      | 35  |      | 40  |      | ns    |       |
| OE access time                               | t <sub>OE A</sub>  |      | 15   |     | 15   |     | 20   | ns    | 3     |
| OE to data delay                             | t <sub>OE D</sub>  | 15   |      | 15  |      | 20  |      | ns    |       |
| Output buffer turn off delay time from OE    | t <sub>OE Z</sub>  | 3    | 15   | 3   | 15   | 3   | 20   | ns    | 6     |
| OE to output in low-Z                        | t <sub>OLZ</sub>   | 3    |      | 3   |      | 3   |      | ns    |       |
| OE command hold time                         | t <sub>OE H</sub>  | 15   |      | 15  |      | 20  |      | ns    |       |
| Output data hold time                        | t <sub>DOH</sub>   | 5    |      | 5   |      | 5   |      | ns    |       |
| Output buffer turn off delay from RAS        | t <sub>REZ</sub>   | 3    | 15   | 3   | 15   | 3   | 20   | ns    | 6, 13 |
| Output buffer turn off delay from W          | t <sub>WEZ</sub>   | 3    | 15   | 3   | 15   | 3   | 20   | ns    | 6     |
| W to data delay                              | t <sub>WED</sub>   | 15   |      | 15  |      | 20  |      | ns    |       |
| OE to CAS hold time                          | t <sub>OCH</sub>   | 5    |      | 5   |      | 5   |      | ns    |       |
| CAS hold time to OE                          | t <sub>CHO</sub>   | 5    |      | 5   |      | 5   |      | ns    |       |
| OE precharge time                            | t <sub>OEP</sub>   | 5    |      | 5   |      | 5   |      | ns    |       |
| W pulse width (hyper page cycle)             | t <sub>WPE</sub>   | 5    |      | 5   |      | 5   |      | ns    |       |
| RAS pulse width (C-B-R self refresh)         | t <sub>RASS</sub>  | 100  |      | 100 |      | 100 |      | μs    | 12    |
| RAS precharge time (C-B-R self refresh)      | t <sub>RPS</sub>   | 110  |      | 110 |      | 130 |      | ns    | 12    |
| CAS hold time (C-B-R self refresh)           | t <sub>CHS</sub>   | -50  |      | -50 |      | -50 |      | ns    | 12    |

2

## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles before proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 50pF.
4. Operation within the  $t_{\text{RCD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
5. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$ , the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ ,  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$  and  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{\text{RAD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled by  $t_{\text{AA}}$ .
11.  $t_{\text{ASC}} \geq 6\text{ns}$ , Assume  $t_{\text{T}} = 2.0\text{ns}$ .
12. For all of the refresh mode except the distributed  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh mode, 512 cycles of burst refresh must be executed within 4ms before and after self refresh, in order to meet refresh specification. (L-version).
13. If  $\overline{\text{RAS}}$  goes high before  $\overline{\text{CAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{CAS}}$  high going. If  $\overline{\text{CAS}}$  goes high before  $\overline{\text{RAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{RAS}}$  high going.

*64K x 16 Bit CMOS Dynamic RAM with Fast Page Mode*

**DESCRIPTION**

This is a family of 65,536 x 16 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Access time(55,60 or 70) power consumption (Normal or Low power) and package type(SOJ or TSOP) are optional features of this family. All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Further more, Self-refresh operation is available in Low power version.

This 64Kx16 Fast Page Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as graphic memory unit for microcomputer, personal computer and portable machines.



**FEATURES**

- Part Identification  
- KM416C60/L

- Active power consumption

Unit : mW

| Speed | Active power consumption |
|-------|--------------------------|
| -55   | 495                      |
| -6    | 440                      |
| -7    | 385                      |

- Fast Page Mode operation
- 2 WE Byte/Word Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL compatible inputs and outputs
- Early Write or output enable controlled write
- Available in plastic SOJ and TSOP(II) packages
- Single +5V±10% power supply


- Refresh cycles

| Part NO. | Vcc | Refresh cycle | Refresh period |      |
|----------|-----|---------------|----------------|------|
|          |     |               | Normal         | L    |
| 416C60   | 5V  | 256           | 4ms            | 32ms |

- Performance range:


| Speed | tRAC | tCAC | tRC   | tPC  |
|-------|------|------|-------|------|
| -55   | 55ns | 15ns | 110ns | 40ns |
| -6    | 60ns | 15ns | 110ns | 40ns |
| -7    | 70ns | 20ns | 130ns | 45ns |

**FUNCTIONAL BLOCK DIAGRAM**




**SAMSUNG ELECTRONIC CO., LTD.** reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



(SOJ)



(TSOP(II)-Forward Type)

| Pin Name | Pin Function          |
|----------|-----------------------|
| A0 - A7  | Address Inputs        |
| DQ0 -15  | Data In/Out           |
| Vss      | Ground                |
| RAS      | Row Address Strobe    |
| CAS      | Column Address Strobe |
| LW       | Lower Write Input     |
| UW       | Upper Write Input     |
| OE       | Data Output Enable    |
| Vcc      | Power (+5V)           |
| N.C      | No Connection         |

## ABSOLUTE MAXIMUM RATINGS

| Parameter   | Symbol                             | Rating       | Units |
|---|------------------------------------|--------------|-------|
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -1.0 to +7.0 | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -1.0 to +7.0 | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | Min                | Typ | Max                                | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|------|
| Supply Voltage     | V <sub>CC</sub> | 4.5                | 5.0 | 5.5                                | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.4                | -   | V <sub>CC</sub> +1.0 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -1.0 <sup>*2</sup> | -   | 0.8                                | V    |

\*1 : V<sub>CC</sub>+2.0V/20ns, Pulse width is measured at V<sub>CC</sub>.

\*2 : -2.0V/20ns, Pulse width is measured at V<sub>SS</sub>.

## DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter  | Symbol            | Min | Max | Units |
|--|-------------------|-----|-----|-------|
| Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V,<br>(Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V, all other pins not under test=0V) | I <sub>I(L)</sub> | -5  | 5   | μA    |
| Output Leakage Current<br>(Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )  | I <sub>O(L)</sub> | -5  | 5   | μA    |
| Output High Voltage Level (I <sub>OH</sub> =-2.5mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
| Output Low Voltage Level (I <sub>OL</sub> =2.1mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Symbol | Power       | Speed      | Max<br>KM416C60 | Units |
|--------|-------------|------------|-----------------|-------|
| Icc1   | Don't care  | -55        | 75              | mA    |
|        |             | -6         | 75              |       |
|        |             | -7         | 65              |       |
| Icc2   | Don't care  | Don't care | 2               | mA    |
| Icc3   | Don't care  | -55        | 75              | mA    |
|        |             | -6         | 75              |       |
|        |             | -7         | 65              |       |
| Icc4   | Don't care  | -55        | 65              | mA    |
|        |             | -6         | 65              |       |
|        |             | -7         | 60              |       |
| Icc5   | Normal<br>L | Don't care | 1               | mA    |
|        |             |            | 150             |       |
| Icc6   | Don't care  | -55        | 75              | mA    |
|        |             | -6         | 75              |       |
|        |             | -7         | 65              |       |
| Icc7   | L           | Don't care | 300             | μA    |
| Icc8   | L           | Don't care | 200             | μA    |

Icc1\* : Operating current ( $\overline{RAS}$ ,  $\overline{CAS}$ , Address cycling @tRC=min.)

Icc2 : Standby current ( $\overline{RAS}=\overline{CAS}=V_{IH}$ ,  $\overline{LW}=\overline{UW}$ =Don't care)

Icc3\* :  $\overline{RAS}$ -only refresh current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @tRC=min.)

Icc4\* : Fast Page Mode current ( $\overline{RAS}=V_{IL}$  or  $\overline{CAS}$ , Address cycling @tHPC=min.)

Icc5 : Standby current ( $\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$ ,  $\overline{LW}=\overline{UW}$ =Don't care)

Icc6\* :  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh current ( $\overline{RAS}$  or  $\overline{CAS}$  cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage( $V_{IH}$ )= $V_{CC}-0.2V$ , Input low voltage( $V_{IL}$ )= $0.2V$ ,  $\overline{CAS} = 0.2V$

Din = Don't care, tRC= 125μs, tRAS=tRASmin~300 ns

Icc8 : Self refresh current

$\overline{RAS}=\overline{CAS}=V_{IL}$ ,  $\overline{LW}=\overline{UW}=\overline{OE}=A0 \sim A7 = V_{CC}-0.2V$  or  $0.2V$ ,

DQ0 ~ DQ15=  $V_{CC}-0.2V$ ,  $0.2V$  or open

\* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In Icc4, address can be changed maximum once within one fast page mode cycle time, tPC.



**CAPACITANCE** ( $T_A=25^\circ\text{C}$ ,  $V_{CC}=5\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter   | Symbol    | Min | Max | Unit |
|---|-----------|-----|-----|------|
| Input capacitance [A0 - A7]   | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , LW, UW, OE] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ15]   | $C_{DO}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 1,2)

Test condition :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{ih}/V_{il}=2.4/0.8\text{V}$ ,  $V_{oh}/V_{ol}=2.4/0.4\text{V}$

| Parameter   | Symbol | - 55 |     | - 6 |     | - 7 |     | Units | Notes  |
|---|--------|------|-----|-----|-----|-----|-----|-------|--------|
|   |        | Min  | Max | Min | Max | Min | Max |       |        |
| Random read or write cycle time                                   | tRC    | 110  |     | 110 |     | 130 |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 150  |     | 155 |     | 180 |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |      | 55  |     | 60  |     | 70  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |      | 15  |     | 15  |     | 20  | ns    | 3,4,5  |
| Access time from column address                                   | tAA    |      | 30  |     | 30  |     | 35  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 0    |     | 0   |     | 0   |     | ns    | 3      |
| Output buffer turn-off delay                                      | tOFF   | 0    | 15  | 0   | 15  | 0   | 15  | ns    | 6      |
| Transition time (rise and fall)                                   | tT     | 3    | 50  | 3   | 50  | 3   | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 40   |     | 40  |     | 50  |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 60   | 10K | 60  | 10K | 70  | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 15   |     | 15  |     | 20  |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 60   |     | 60  |     | 70  |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 15   | 10K | 15  | 10K | 20  | 10K | ns    |        |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20   | 45  | 20  | 45  | 20  | 50  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15   | 30  | 15  | 30  | 15  | 35  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5    |     | 5   |     | 5   |     | ns    |        |
| Row address set-up time   | tASR   | 0    |     | 0   |     | 0   |     | ns    |        |
| Row address hold time   | tRAH   | 10   |     | 10  |     | 10  |     | ns    |        |
| Column address set-up time  | tASC   | 0    |     | 0   |     | 0   |     | ns    |        |
| Column address hold time  | tCAH   | 10   |     | 10  |     | 15  |     | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 30   |     | 30  |     | 35  |     | ns    |        |
| Read command set-up time  | tRCS   | 0    |     | 0   |     | 0   |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0    |     | 0   |     | 0   |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0    |     | 0   |     | 0   |     | ns    | 8      |
| Write command set-up time   | tWCS   | 0    |     | 0   |     | 0   |     | ns    | 7      |
| Write command hold time   | tWCH   | 10   |     | 10  |     | 10  |     | ns    |        |
| Write command pulse width   | tWP    | 10   |     | 10  |     | 10  |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 15   |     | 15  |     | 15  |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 15   |     | 15  |     | 15  |     | ns    |        |



AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 1,2)

| Parameter   | Symbol            | - 55 |      | - 6 |      | - 7 |      | Units | Notes |
|---|-------------------|------|------|-----|------|-----|------|-------|-------|
|   |                   | Min  | Max  | Min | Max  | Min | Max  |       |       |
| Data set-up time  | t <sub>DS</sub>   | 0    |      | 0   |      | 0   |      | ns    | 9     |
| Data hold time  | t <sub>DH</sub>   | 10   |      | 10  |      | 15  |      | ns    | 9     |
| Refresh period (Normal)   | t <sub>REF</sub>  |      | 4    |     | 4    |     | 4    | ms    |       |
| Refresh period (L-ver)  | t <sub>REF</sub>  |      | 32   |     | 32   |     | 32   | ms    |       |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time   | t <sub>CWD</sub>  | 40   |      | 40  |      | 50  |      | ns    | 7     |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time   | t <sub>RWD</sub>  | 85   |      | 85  |      | 95  |      | ns    | 7     |
| Column address to $\overline{\text{W}}$ delay time  | t <sub>AWD</sub>  | 55   |      | 55  |      | 60  |      | ns    | 7     |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time                                   | t <sub>CPWD</sub> | 50   |      | 60  |      | 65  |      | ns    |       |
| $\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh) | t <sub>CSR</sub>  | 10   |      | 10  |      | 10  |      | ns    |       |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)   | t <sub>CHR</sub>  | 10   |      | 10  |      | 10  |      | ns    |       |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time                                       | t <sub>RPC</sub>  | 5    |      | 5   |      | 5   |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time(CBR counter test cycle)  | t <sub>CPT</sub>  | 20   |      | 20  |      | 25  |      | ns    |       |
| Access time from $\overline{\text{CAS}}$ precharge  | t <sub>CPA</sub>  |      | 35   |     | 35   |     | 40   | ns    | 3     |
| Fast Page mode cycle time   | t <sub>PC</sub>   | 40   |      | 40  |      | 45  |      | ns    |       |
| Fast Page mode read-modify-write cycle time   | t <sub>PRWC</sub> | 80   |      | 80  |      | 95  |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time (Fast page cycle)  | t <sub>CP</sub>   | 10   |      | 10  |      | 10  |      | ns    |       |
| $\overline{\text{RAS}}$ pulse width (Fast page cycle)   | t <sub>RASP</sub> | 60   | 100K | 60  | 100K | 70  | 100K | ns    |       |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge                                | t <sub>RHCP</sub> | 35   |      | 35  |      | 40  |      | ns    |       |
| $\overline{\text{OE}}$ access time  | t <sub>OEa</sub>  |      | 15   |     | 15   |     | 20   | ns    |       |
| $\overline{\text{OE}}$ to data delay  | t <sub>OEED</sub> | 15   |      | 15  |      | 20  |      | ns    |       |
| Out put buffer turn off delay time from $\overline{\text{OE}}$  | t <sub>OEZ</sub>  | 0    | 15   | 0   | 15   | 0   | 20   | ns    | 6     |
| $\overline{\text{OE}}$ command hold time  | t <sub>OEH</sub>  | 15   |      | 15  |      | 20  |      | ns    |       |
| Masked write Set-up time  | t <sub>MCS</sub>  | 0    |      | 0   |      | 0   |      | ns    |       |
| Masked write hold time referenced to $\overline{\text{RAS}}$  | t <sub>MRH</sub>  | 0    |      | 0   |      | 0   |      | ns    |       |
| Masked write hold time referenced to $\overline{\text{CAS}}$  | t <sub>MCH</sub>  | 0    |      | 0   |      | 0   |      | ns    |       |
| $\overline{\text{RAS}}$ pulse width(C-B-R self refresh)   | t <sub>RASS</sub> | 100  |      | 100 |      | 100 |      | μs    | 11    |
| $\overline{\text{RAS}}$ precharge time (C-B-R self refresh)   | t <sub>RPS</sub>  | 100  |      | 110 |      | 130 |      | ns    | 11    |
| $\overline{\text{CAS}}$ hold time (C-B-R self refresh)  | t <sub>CHS</sub>  | -50  |      | -50 |      | -50 |      | ns    | 11    |

NOTES

1. An initial pause of 200μs is required after power-up followed by any 8  $\overline{RAS}$ -only or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 1 TTL loads and 50pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
11. For all of the refresh mode except the distributed  $\overline{CAS}$ -before- $\overline{RAS}$  refresh mode, 256 cycles of burst refresh must be executed within 4ms before and after self refresh, in order to meet refresh specification.(L-ver.)

KM416C60/L Truth Table

| $\overline{RAS}$ | $\overline{CAS}$ | $\overline{LW}$ | $\overline{UW}$ | $\overline{OE}$ | DQ0 - DQ7 | DQ8 - DQ15 | STATE      |
|------------------|------------------|-----------------|-----------------|-----------------|-----------|------------|------------|
| H                | X                | X               | X               | X               | Hi-Z      | Hi-Z       | Standby    |
| L                | H                | X               | X               | X               | Hi-Z      | Hi-Z       | Refresh    |
| L                | L                | H               | H               | L               | DQ-OUT    | DQ-OUT     | Word Read  |
| L                | L                | L               | H               | X               | DQ-IN     | -          | Byte Write |
| L                | L                | H               | L               | X               | -         | DQ-IN      | Byte Write |
| L                | L                | L               | L               | X               | DQ-IN     | DQ-IN      | Word Write |

2

64K x 16 Bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 65,536 x 16 bit Extended Date Out CMOS DRAMs. Extended Date Out Mode offers high speed random access of memory cells within the same row. Access time (55, 60 or 70), power consumption (Normal or Low power) and package type (SOJ or TSOP-II) are optional features of this family. All of this family have ~~CAS~~-before-~~RAS~~ refresh, ~~RAS~~-only refresh and Hidden refresh capabilities. Further- more, Self-refresh operation is available in Low power version.

This 64Kx16 Extended Date Out Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as graphic memory unit for microcomputer, personal computer and portable machines.

FEATURES

- Part Identification  
- KM416C64/L

- Active power consumption

Unit : mW

| Speed | Active power consumption |
|-------|--------------------------|
| -55   | 495                      |
| -6    | 440                      |
| -7    | 385                      |

- Extended Date Out Mode operation
- 2 WE Byte/Word Write operation
- ~~CAS~~-before-~~RAS~~ refresh capability
- ~~RAS~~-only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL compatible inputs and outputs
- Early Write or output enable controlled write
- Available in plastic SOJ and TSOP(II) packages
- Single +5V±10% power supply


- Refresh cycles

| Part NO. | Vcc | Refresh cycle | Refresh period |      |
|----------|-----|---------------|----------------|------|
|          |     |               | Normal         | L    |
| 416C64   | 5V  | 256           | 4ms            | 32ms |

- Performance range:



| Speed | tRAC | tCAC | tRC   | tHPC |
|-------|------|------|-------|------|
| -55   | 55ns | 17ns | 104ns | 25ns |
| -6    | 60ns | 17ns | 104ns | 25ns |
| -7    | 70ns | 20ns | 124ns | 30ns |

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



2

| Pin Name                | Pin Function           |
|-------------------------|------------------------|
| A0 - A7                 | Address Inputs         |
| DQ0 - 15                | Data In/Out            |
| Vss                     | Ground                 |
| $\overline{\text{RAS}}$ | Row Address Strobe     |
| $\overline{\text{CAS}}$ | Column Address Strobe  |
| $\overline{\text{LW}}$  | Lower Read/Write Input |
| $\overline{\text{UW}}$  | Upper Read/Write Input |
| $\overline{\text{OE}}$  | Data Output Enable     |
| Vcc                     | Power (+5V)            |
| N.C                     | No Connection          |

## ABSOLUTE MAXIMUM RATINGS

| Parameter   | Symbol                             | Rating       | Units |
|---|------------------------------------|--------------|-------|
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -1.0 to +7.0 | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -1.0 to +7.0 | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | Min                | Typ | Max                                | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|------|
| Supply Voltage     | V <sub>CC</sub> | 4.5                | 5.0 | 5.5                                | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.4                | -   | V <sub>CC</sub> +1.0 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -1.0 <sup>*2</sup> | -   | 0.8                                | V    |

\*1: V<sub>CC</sub>+2.0V/20ns, Pulse width is measured at V<sub>CC</sub>.

\*2: -2.0V/20ns, Pulse width is measured at V<sub>SS</sub>.

## DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter  | Symbol            | Min | Max | Units |
|--|-------------------|-----|-----|-------|
| Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5V,<br>(Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5V, all other pins not under test=0V) | I <sub>I(L)</sub> | -5  | 5   | μA    |
| Output Leakage Current<br>(Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )   | I <sub>O(L)</sub> | -5  | 5   | μA    |
| Output High Voltage Level (I <sub>OH</sub> =-2.5mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
| Output Low Voltage Level (I <sub>OL</sub> =2.1mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Symbol           | Power       | Speed      | Max | Units |
|------------------|-------------|------------|-----|-------|
| I <sub>CC1</sub> | Don't care  | -55        | 75  | mA    |
|                  |             | -6         | 75  |       |
|                  |             | -7         | 65  |       |
| I <sub>CC2</sub> | Don't care  | Don't care | 2   | mA    |
| I <sub>CC3</sub> | Don't care  | -55        | 75  | mA    |
|                  |             | -6         | 75  |       |
|                  |             | -7         | 65  |       |
| I <sub>CC4</sub> | Don't care  | -55        | 90  | mA    |
|                  |             | -6         | 90  |       |
|                  |             | -7         | 80  |       |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 1   | mA    |
|                  |             |            | 150 |       |
| I <sub>CC6</sub> | Don't care  | -55        | 75  | mA    |
|                  |             | -6         | 75  |       |
|                  |             | -7         | 65  |       |
| I <sub>CC7</sub> | L           | Don't care | 300 | μA    |
| I <sub>CCS</sub> | L           | Don't care | 200 | μA    |

- I<sub>CC1</sub>\* : Operating current (**RAS** , **CAS**, Address cycling @t<sub>RC</sub>=min.)
- I<sub>CC2</sub> : Standby current (**RAS**=**CAS**=V<sub>IH</sub>, **LW**=**UW**=Don't care)
- I<sub>CC3</sub>\* : **RAS**-only refresh current (**CAS**=V<sub>IH</sub>, **RAS** , Address cycling @t<sub>RC</sub>=min.)
- I<sub>CC4</sub>\* : Hyper Page Mode current (**RAS**=V<sub>IL</sub> or **CAS**, Address cycling @t<sub>HPC</sub>=min.)
- I<sub>CC5</sub> : Standby current (**RAS**=**CAS**=V<sub>CC</sub>-0.2V, **LW**=**UW**=Don't care)
- I<sub>CC6</sub>\* : **CAS**-before-**RAS** Refresh current (**RAS** or **CAS** cycling @t<sub>RC</sub>=min.)
- I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode  
 Input high voltage(V<sub>IH</sub>)=V<sub>CC</sub>-0.2V, Input low voltage(V<sub>IL</sub>)=0.2V, **CAS**= 0.2V  
 Din = Don't care, T<sub>RC</sub>= 125μs, T<sub>RAS</sub>=T<sub>RASmin</sub>~300 ns
- I<sub>CCS</sub> : Self refresh current  
**RAS**=**CAS**=V<sub>IL</sub>, **LW**=**UW**=**OE**=A0 ~ A7 = V<sub>CC</sub>-0.2V or 0.2V,  
 DQ0 ~ DQ15= V<sub>CC</sub>-0.2V, 0.2V or open

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while **RAS**=V<sub>IL</sub>. In I<sub>CC4</sub>, address can be changed maximum once within one Hyper page mode cycle time, t<sub>HPC</sub>.

2

**CAPACITANCE** ( $T_A=25^\circ\text{C}$ ,  $V_{CC}=5\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter  | Symbol    | Min | Max | Unit |
|--|-----------|-----|-----|------|
| Input capacitance [A0 ~ A7]  | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{LW}}$ , $\overline{\text{UW}}$ , $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 ~ DQ7]   | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 1,2)Test condition :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{ih}/V_{il}=2.4/0.8\text{V}$ ,  $V_{oh}/V_{ol}=2.0/0.8\text{V}$ 

| Parameter   | Symbol | - 55 |     | - 6 |     | - 7 |     | Units | Notes  |
|---|--------|------|-----|-----|-----|-----|-----|-------|--------|
|   |        | Min  | Max | Min | Max | Min | Max |       |        |
| Random read or write cycle time                                   | tRC    | 104  |     | 104 |     | 124 |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 135  |     | 140 |     | 165 |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |      | 55  |     | 60  |     | 70  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |      | 17  |     | 17  |     | 20  | ns    | 3,4,5  |
| Access time from column address                                   | tAA    |      | 30  |     | 30  |     | 35  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 3    |     | 3   |     | 3   |     | ns    | 3      |
| Output buffer turn-off delay from $\overline{\text{CAS}}$         | tCEZ   | 3    | 15  | 3   | 15  | 3   | 15  | ns    | 6, 13  |
| Transition time (rise and fall)                                   | tT     | 2    | 50  | 2   | 50  | 2   | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 40   |     | 40  |     | 50  |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 60   | 10K | 60  | 10K | 70  | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 17   |     | 17  |     | 20  |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 50   |     | 50  |     | 60  |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 10   | 10K | 10  | 10K | 15  | 10K | ns    | 11     |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20   | 43  | 20  | 43  | 20  | 50  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15   | 30  | 15  | 30  | 15  | 35  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5    |     | 5   |     | 5   |     | ns    |        |
| Row address set-up time   | tASR   | 0    |     | 0   |     | 0   |     | ns    |        |
| Row address hold time   | tRAH   | 10   |     | 10  |     | 10  |     | ns    |        |
| Column address set-up time  | tASC   | 0    |     | 0   |     | 0   |     | ns    |        |
| Column address hold time  | tCAH   | 10   |     | 10  |     | 15  |     | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 30   |     | 30  |     | 35  |     | ns    |        |
| Read command set-up time  | tRCS   | 0    |     | 0   |     | 0   |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0    |     | 0   |     | 0   |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0    |     | 0   |     | 0   |     | ns    | 8      |
| Write command set-up time   | tWCS   | 0    |     | 0   |     | 0   |     | ns    | 7      |
| Write command hold time   | tWCH   | 10   |     | 10  |     | 10  |     | ns    |        |
| Write command pulse width   | tWP    | 10   |     | 10  |     | 10  |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 15   |     | 15  |     | 15  |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 10   |     | 10  |     | 15  |     | ns    |        |



AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 1,2)

| Parameter                                    | Symbol | - 55 |      | - 6 |      | - 7 |      | Units | Notes |
|--|--------|------|------|-----|------|-----|------|-------|-------|
|  |        | Min  | Max  | Min | Max  | Min | Max  |       |       |
| Data set-up time                             | tDS    | 0    |      | 0   |      | 0   |      | ns    | 9     |
| Data hold time                               | tDH    | 10   |      | 10  |      | 15  |      | ns    | 9     |
| Refresh period (Normal)                      | tREF   |      | 8    |     | 8    |     | 8    | ms    |       |
| Refresh period (L-ver)                       | tREF   |      | 64   |     | 64   |     | 64   | ms    |       |
| CAS to W delay time                          | tCWD   | 36   |      | 36  |      | 44  |      | ns    | 7     |
| RAS to W delay time                          | tRWD   | 74   |      | 79  |      | 94  |      | ns    | 7     |
| Column address to W delay time               | tAWD   | 49   |      | 49  |      | 59  |      | ns    | 7     |
| CAS precharge to W delay time                | tCPWD  | 54   |      | 54  |      | 64  |      | ns    |       |
| CAS set-up time (CAS-before-RAS refresh)     | tCSR   | 5    |      | 5   |      | 5   |      | ns    |       |
| CAS hold time (CAS-before-RAS refresh)       | tCHR   | 10   |      | 10  |      | 10  |      | ns    |       |
| RAS to CAS precharge time                    | tRPC   | 5    |      | 5   |      | 5   |      | ns    |       |
| CAS precharge time (CBR counter test cycle)  | tCPT   | 20   |      | 20  |      | 25  |      | ns    |       |
| Access time from CAS precharge               | tCPA   |      | 35   |     | 35   |     | 40   | ns    | 3     |
| Hyper Page mode cycle time                   | tHPC   | 25   |      | 25  |      | 30  |      | ns    | 11    |
| Hyper Page mode read-modify-write cycle time | tHPRWC | 56   |      | 56  |      | 71  |      | ns    | 11    |
| CAS precharge time (Hyper page cycle)        | tCP    | 10   |      | 10  |      | 10  |      | ns    |       |
| RAS pulse width (Hyper page cycle)           | tRASP  | 60   | 100K | 60  | 100K | 70  | 100K | ns    |       |
| RAS hold time from CAS precharge             | tRHCP  | 35   |      | 35  |      | 40  |      | ns    |       |
| OE access time                               | tOEA   |      | 15   |     | 15   |     | 20   | ns    | 3     |
| OE to data delay                             | tOED   | 15   |      | 15  |      | 20  |      | ns    |       |
| Out put buffer turn off delay time from OE   | tOEZ   | 3    | 15   | 3   | 15   | 3   | 20   | ns    | 6     |
| OE to output in low-Z                        | tOLZ   | 3    |      | 3   |      | 3   |      | ns    |       |
| OE command hold time                         | tOEH   | 15   |      | 15  |      | 20  |      | ns    |       |
| Output data hold time                        | tDOH   | 5    |      | 5   |      | 5   |      | ns    |       |
| Output buffer turn off delay from RAS        | tREZ   | 3    | 15   | 3   | 15   | 3   | 20   | ns    | 6, 13 |
| Output buffer turn off delay from W          | tWEZ   | 3    | 15   | 3   | 15   | 3   | 20   | ns    | 6     |
| W to data delay                              | tWED   | 15   |      | 15  |      | 20  |      | ns    |       |
| OE to CAS hold time                          | tOCH   | 5    |      | 5   |      | 5   |      | ns    |       |
| CAS hold time to OE                          | tCHO   | 5    |      | 5   |      | 5   |      | ns    |       |
| OE precharge time                            | tOEP   | 5    |      | 5   |      | 5   |      | ns    |       |
| W pulse width (hyper page cycle)             | tWPE   | 5    |      | 5   |      | 5   |      | ns    |       |
| Masked write Set-up time                     | tMCS   | 0    |      | 0   |      | 0   |      | ns    |       |
| Masked write hold time referenced to RAS     | tMRH   | 0    |      | 0   |      | 0   |      | ns    |       |
| Masked write hold time referenced to CAS     | tMCH   | 0    |      | 0   |      | 0   |      | ns    |       |
| RAS pulse width (C-B-R self refresh)         | tRASS  | 100  |      | 100 |      | 100 |      | μs    | 12    |
| RAS precharge time (C-B-R self refresh)      | tRPS   | 110  |      | 110 |      | 130 |      | ns    | 12    |
| CAS hold time (C-B-R self refresh)           | tCHS   | -50  |      | -50 |      | -50 |      | ns    | 12    |

2

## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles before proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 1 TTL loads and 50pF.
4. Operation within the  $t_{\text{RCD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
5. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ ,  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$  and  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{\text{RAD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled by  $t_{\text{AA}}$ .
11.  $t_{\text{ASC}} \geq 6\text{ns}$ . Assume  $t_{\text{T}} = 2.0\text{ns}$
12. For all of the refresh mode except the distributed  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh mode, 256 cycles of burst refresh must be executed within 4ms before and after self refresh, in order to meet refresh specification.(L-ver.)
13. If  $\overline{\text{RAS}}$  goes high before  $\overline{\text{CAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{CAS}}$  high going. If  $\overline{\text{CAS}}$  goes high before  $\overline{\text{RAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{RAS}}$  going

KM416C64/L Truth Table

| $\overline{\text{RAS}}$ | $\overline{\text{CAS}}$ | $\overline{\text{LW}}$ | $\overline{\text{UW}}$ | $\overline{\text{OE}}$ | DQ0 -DQ7 | DQ8 - DQ15 | STATE      |
|-------------------------|-------------------------|------------------------|------------------------|------------------------|----------|------------|------------|
| H                       | X                       | X                      | X                      | X                      | Hi-Z     | Hi-Z       | Standby    |
| L                       | H                       | X                      | X                      | X                      | Hi-Z     | Hi-Z       | Refresh    |
| L                       | L                       | H                      | H                      | L                      | DQ-OUT   | DQ-OUT     | Word Read  |
| L                       | L                       | L                      | H                      | X                      | DQ-IN    | -          | Byte Write |
| L                       | L                       | H                      | L                      | X                      | -        | DQ-IN      | Byte Write |
| L                       | L                       | L                      | L                      | X                      | DQ-IN    | DQ-IN      | Word Write |

# 4M DRAM

- KM41C4000C  
KM41V4000C
- KM44C1000C  
KM44V1000C
- KM44C1003C
- KM44C1004C  
KM44V1004C
- KM44C1005C
  
- KM48C512B           • KM48C512D  
KM48V512B           KM48V512D
- KM48C514B           • KM48C514D  
KM48V514B           KM48V514D
- KM416C256B           • KM416C256D  
KM416V256B           KM416V256D
- KM416C254B           • KM416C254D  
KM416V254B           KM416V254D



*4M x 1 Bit CMOS Dynamic RAM with Fast Page Mode*

**DESCRIPTION**

This is a family of 4,194,304 x 1 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage (+5.0V or +3.3V), access time(-5, -6, -7 or -8), power consumption (Normal, Low power) , and package type (SOJ, ZIP, TSOP-II) are optional features of this family. All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, self-refresh operation is available in Low power version.

This 4Mx1 Fast Page Mode DRAM Family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory for main frames ,mini computers, personal computer and high performance microprocessor systems.



**FEATURES**

• Part Identification

- KM41C4000C/CL(5V)
- KM41V4000C/CL(3.3V)

• Active Power Dissipation

Unit : mW

| Speed | 3.3V | 5V  |
|-------|------|-----|
| -5    | -    | 470 |
| -6    | 220  | 415 |
| -7    | 200  | 360 |
| -8    | 180  | -   |

- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (3.3V,L-ver only)
- Fast parallel test mode capability
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Common I/O using early write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- +5V±10% power supply(5V product)
- +3.3V±0.3V power supply(3.3V product)


• Refresh cycles

|        | Vcc  | Refresh cycle | Refresh time |       |
|--------|------|---------------|--------------|-------|
|        |      |               | Normal       | L     |
| C1000C | 5V   | 1K            | 16ms         | 128ms |
| V1000C | 3.3V |               |              |       |

• Performance range:

| Speed | t <sub>RAC</sub> | t <sub>CAC</sub> | t <sub>RC</sub> | t <sub>PC</sub> | Remark  |
|-------|------------------|------------------|-----------------|-----------------|---------|
| -5    | 50ns             | 13ns             | 90ns            | 35ns            | 5V Only |
| -6    | 60ns             | 15ns             | 110ns           | 40ns            | 5V/3.3V |
| -7    | 70ns             | 20ns             | 130ns           | 45ns            | 5V/3.3V |
| -8    | 80ns             | 20ns             | 150ns           | 50ns            | 3.3V    |


**FUNCTIONAL BLOCK DIAGRAM**




**SAMSUNG ELECTRONIC CO. , LTD.** reserves the right to change products and specifications without notice.

**PIN CONFIGURATION (Top Views)**

• KM41C/V4000CJ



• KM41C/V4000CT



| Pin Name | Pin Function          |
|----------|-----------------------|
| A0 - A10 | Address Inputs        |
| D        | Data In               |
| Q        | Data Out              |
| Vss      | Ground                |
| RAS      | Row Address Strobe    |
| CAS      | Column Address Strobe |
| W        | Read/Write Input      |
| N.C      | No Connection         |
| Vcc      | Power(+5.0V)          |
|          | Power(+3.3V)          |

ABSOLUTE MAXIMUM RATINGS

| Parameter   | Symbol                             | Rating       |             | Units |
|---|------------------------------------|--------------|-------------|-------|
|   |                                    | 3.3V         | 5V          |       |
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | -1 to +7.0  | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | -1 to +7.0  | V     |
| Storage temperature   | T <sub>stg</sub>                   | -55 to +150  | -55 to +150 | °C    |
| Power dissipation   | P <sub>D</sub>                     | 600          | 600         | mW    |
| Short circuit output current                                  | I <sub>OS</sub>                    | 50           | 50          | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | 3.3V               |     |                                    | 5V                 |     |                                  | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|--------------------|-----|----------------------------------|------|
|                    |                 | Min                | Typ | Max                                | Min                | Typ | Max                              |      |
| Supply voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | 4.5                | 5.0 | 5.5                              | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | 0                  | 0   | 0                                | V    |
| Input high voltage | V <sub>IH</sub> | 2.0                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | 2.4                | -   | V <sub>CC</sub> +1 <sup>*1</sup> | V    |
| Input low voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | -1.0 <sup>*2</sup> | -   | 0.8                              | V    |

\*1 : V<sub>CC</sub>+1.3V/15ns(3.3V), V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>

\*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

|      | Parameter   | Symbol            | Min | Max | Units |
|------|---|-------------------|-----|-----|-------|
| 3.3V | Input leakage current (Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.3V, all other pins not under test=0 volts.) | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output leakage current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )                               | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output high voltage level(I <sub>OH</sub> =-2mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output low voltage level(I <sub>OL</sub> =2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |
| 5V   | Input leakage current (Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5V all other pins not under test=0 volts.)  | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output leakage current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )                               | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output high voltage level(I <sub>OH</sub> =-5mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output low voltage level(I <sub>OL</sub> =4.2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |

2

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

| Symbol | Power       | Speed      | Max        |            | Units |
|--------|-------------|------------|------------|------------|-------|
|        |             |            | KM41V4000C | KM41C4000C |       |
| Icc1   | Don't care  | -5         | -          | 85         | mA    |
|        |             | -6         | 60         | 75         | mA    |
|        |             | -7         | 55         | 65         | mA    |
|        |             | -8         | 50         | -          | mA    |
| Icc2   | Don't care  | Don't care | 1          | 2          | mA    |
| Icc3   | Don't care  | -5         | -          | 85         | mA    |
|        |             | -6         | 60         | 75         | mA    |
|        |             | -7         | 55         | 65         | mA    |
|        |             | -8         | 50         | -          | mA    |
| Icc4   | Don't care  | -5         | -          | 65         | mA    |
|        |             | -6         | 45         | 55         | mA    |
|        |             | -7         | 40         | 45         | mA    |
|        |             | -8         | 35         | -          | mA    |
| Icc5   | Normal<br>L | Don't care | 0.5        | 1          | mA    |
|        |             |            | 100        | 200        | μA    |
| Icc6   | Don't care  | -5         | -          | 85         | mA    |
|        |             | -6         | 60         | 75         | mA    |
|        |             | -7         | 55         | 65         | mA    |
|        |             | -8         | 50         | -          | mA    |
| Icc7   | L           | Don't care | 200        | 300        | μA    |
| Icc8   | L           | Don't care | 150        | -          | μA    |

Icc1 \*: Operating current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @tRC=min.)

Icc2 : Standby current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$ )

Icc3 \*:  $\overline{RAS}$ -only refresh current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @tRC=min.)

Icc4 \*: Fast Page Mode current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @tPC=min.)

Icc5 : Standby current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$ )

Icc6 \*:  $\overline{CAS}$ -before- $\overline{RAS}$  refresh current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage( $V_{IH}$ )= $V_{CC}-0.2V$ , Input low voltage( $V_{IL}$ )= $0.2V$ ,  $\overline{CAS}=0.2V$

DIN = Don't care, tRC= 125μs(L-ver), tRAS=tRASmin~300 ns

Icc8 : Self refresh current

$\overline{RAS}=\overline{CAS}=V_{IL}$ ,  $\overline{W}=\overline{OE}=A0 \sim A10= D= V_{CC}-0.2V$  or  $0.2V$

\* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In Icc4, Address can be changed maximum once within one fast page mode cycle time tPC.



CAPACITANCE (T<sub>A</sub>=25°C, V<sub>CC</sub>=5V or 3.3V, f=1MHz)

| Parameter  | Symbol           | Min | Max | Unit |
|--|------------------|-----|-----|------|
| Input capacitance [D]  | C <sub>IN1</sub> | -   | 5   | pF   |
| Input capacitance [A0 - A10]   | C <sub>IN2</sub> | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , W] | C <sub>IN3</sub> | -   | 7   | pF   |
| Output capacitance [Q]   | C <sub>OUT</sub> | -   | 7   | pF   |

AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 1,2)

Test condition(5V device) : V<sub>CC</sub>=5.0V±10%, V<sub>ih</sub>/V<sub>il</sub>=2.4/0.8V, V<sub>oh</sub>/V<sub>ol</sub>=2.4/0.4V

Test condition(3.3V device) : V<sub>CC</sub>=3.3V±0.3V, V<sub>ih</sub>/V<sub>il</sub>=2.0/0.8V, V<sub>oh</sub>/V<sub>ol</sub>=2.0/0.8V

| Parameter   | Symbol           | - 5 <sup>*1</sup> |     | - 6 |     | - 7 |     | - 8 <sup>*2</sup> |     | Units | Notes  |
|---|------------------|-------------------|-----|-----|-----|-----|-----|-------------------|-----|-------|--------|
|   |                  | Min               | Max | Min | Max | Min | Max | Min               | Max |       |        |
| Random read or write cycle time                                   | t <sub>RC</sub>  | 90                |     | 110 |     | 130 |     | 150               |     | ns    |        |
| Read-modify-write cycle time                                      | t <sub>RWC</sub> | 108               |     | 130 |     | 155 |     | 175               |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | t <sub>RAC</sub> |                   | 50  |     | 60  |     | 70  |                   | 80  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | t <sub>CAC</sub> |                   | 13  |     | 15  |     | 20  |                   | 20  | ns    | 3,4,5  |
| Access time from column address                                   | t <sub>AA</sub>  |                   | 25  |     | 30  |     | 35  |                   | 40  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | t <sub>CLZ</sub> | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 3      |
| Output buffer turn-off delay                                      | t <sub>OFF</sub> | 0                 | 13  | 0   | 15  | 0   | 20  | 0                 | 20  | ns    | 6      |
| Transition time (rise and fall)                                   | t <sub>T</sub>   | 3                 | 50  | 3   | 50  | 3   | 50  | 3                 | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | t <sub>RP</sub>  | 30                |     | 40  |     | 50  |     | 60                |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | t <sub>RAS</sub> | 50                | 10K | 60  | 10K | 70  | 10K | 80                | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | t <sub>RSH</sub> | 13                |     | 15  |     | 20  |     | 20                |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | t <sub>CSH</sub> | 50                |     | 60  |     | 70  |     | 80                |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | t <sub>CAS</sub> | 13                | 10K | 15  | 10K | 20  | 10K | 20                | 10K | ns    |        |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | t <sub>RCD</sub> | 20                | 35  | 20  | 45  | 20  | 50  | 20                | 60  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | t <sub>RAD</sub> | 15                | 25  | 15  | 30  | 15  | 35  | 15                | 40  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | t <sub>CRP</sub> | 5                 |     | 5   |     | 5   |     | 5                 |     | ns    |        |
| Row address set-up time   | t <sub>ASR</sub> | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Row address hold time   | t <sub>RAH</sub> | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Column address set-up time  | t <sub>ASC</sub> | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Column address hold time  | t <sub>CAH</sub> | 10                |     | 10  |     | 15  |     | 15                |     | ns    |        |
| Column address hold time referenced to $\overline{\text{RAS}}$    | t <sub>AR</sub>  | 40                |     | 45  |     | 55  |     | 60                |     | ns    | 15     |
| Column address to $\overline{\text{RAS}}$ lead time               | t <sub>RAL</sub> | 25                |     | 30  |     | 35  |     | 40                |     | ns    |        |
| Read command set-up time  | t <sub>RCs</sub> | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | t <sub>RCH</sub> | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | t <sub>RRH</sub> | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 8      |
| Write command hold time   | t <sub>WCH</sub> | 10                |     | 10  |     | 15  |     | 15                |     | ns    |        |
| Write command hold time referenced to $\overline{\text{RAS}}$     | t <sub>WCR</sub> | 40                |     | 45  |     | 55  |     | 60                |     | ns    | 15     |
| Write command pulse width   | t <sub>WP</sub>  | 10                |     | 10  |     | 15  |     | 15                |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | t <sub>RWL</sub> | 13                |     | 15  |     | 20  |     | 20                |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | t <sub>CWL</sub> | 13                |     | 15  |     | 20  |     | 20                |     | ns    |        |

Note) \*1 : 5V only, \*2 : 3.3V only

2

AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 2)

| Parameter                                   | Symbol | - 5 <sup>*1</sup> |      | - 6 |      | - 7 |      | - 8 <sup>*2</sup> |      | Units | Notes |
|---|--------|-------------------|------|-----|------|-----|------|-------------------|------|-------|-------|
|   |        | Min               | Max  | Min | Max  | Min | Max  | Min               | Max  |       |       |
| Data set-up time                            | tDS    | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 9     |
| Data hold time                              | tDH    | 10                |      | 10  |      | 15  |      | 15                |      | ns    | 9     |
| Data hold time referenced to RAS            | tDHR   | 40                |      | 45  |      | 55  |      | 60                |      | ns    | 15    |
| Refresh period(Normal)                      | tREF   |                   | 16   |     | 16   |     | 16   |                   | 16   | ms    |       |
| Refresh period(L-ver)                       | tREF   |                   | 128  |     | 128  |     | 128  |                   | 128  | ms    |       |
| Write command set-up time                   | tWCS   | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 7     |
| CAS to W delay time                         | tCWD   | 13                |      | 15  |      | 20  |      | 20                |      | ns    | 7     |
| RAS to W delay time                         | tRWD   | 50                |      | 60  |      | 70  |      | 80                |      | ns    | 7     |
| Column address to W delay time              | tAWD   | 25                |      | 30  |      | 35  |      | 40                |      | ns    | 7     |
| CAS precharge to W delay time               | tCPWD  | 30                |      | 35  |      | 40  |      | 45                |      | ns    |       |
| CAS set-up time (CAS-before-RAS refresh)    | tCSR   | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| CAS hold time (CAS-before-RAS refresh)      | tCHR   | 10                |      | 10  |      | 15  |      | 15                |      | ns    |       |
| RAS to CAS precharge time                   | tRPC   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| CAS precharge time(CBR counter test cycle)  | tCPT   | 20                |      | 20  |      | 25  |      | 30                |      | ns    |       |
| Access time from CAS precharge              | tCPA   |                   | 30   |     | 35   |     | 40   |                   | 45   | ns    | 3     |
| Fast Page mode cycle time                   | tPC    | 35                |      | 40  |      | 45  |      | 50                |      | ns    |       |
| Fast Page mode read-modify-write cycle time | tPRWC  | 53                |      | 60  |      | 70  |      | 75                |      | ns    |       |
| CAS precharge time (Fast page cycle)        | tCP    | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| RAS pulse width (Fast page cycle)           | tRASP  | 50                | 200K | 60  | 200K | 70  | 200K | 80                | 200K | ns    |       |
| RAS hold time from CAS precharge            | tRHCP  | 30                |      | 35  |      | 40  |      | 45                |      | ns    |       |
| Write command set-up time(Test mode in)     | tWTS   | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| Write command hold time(Test mode in)       | tWTH   | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| W to RAS precharge time(C-B-R refresh)      | tWRP   | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| W to RAS hold time(C-B-R refresh)           | tWRH   | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| RAS pulse width(C-B-R self refresh)         | tRASS  | 100               |      | 100 |      | 100 |      | 100               |      | μs    | 14    |
| RAS precharge time (C-B-R self refresh)     | tRPS   | 90                |      | 110 |      | 130 |      | 150               |      | ns    | 14    |
| CAS hold time (C-B-R self refresh)          | tCHS   | -50               |      | -50 |      | -50 |      | -50               |      | ns    | 14    |

Note) \*1 : 5V only, \*2 : 3.3V only

TEST MODE CYCLE

(Note. 11)

| Parameter   | Symbol | -5 <sup>*1</sup> |      | -6  |      | -7  |      | -8 <sup>*2</sup> |      | Units | Notes  |
|---|--------|------------------|------|-----|------|-----|------|------------------|------|-------|--------|
|   |        | Min              | Max  | Min | Max  | Min | Max  | Min              | Max  |       |        |
| Random read or write cycle time                             | tRC    | 95               |      | 115 |      | 135 |      | 155              |      | ns    |        |
| Read-modify-write cycle time                                | tRWC   | 113              |      | 135 |      | 160 |      | 180              |      | ns    |        |
| Access time from $\overline{\text{RAS}}$                    | tRAC   |                  | 55   |     | 65   |     | 75   |                  | 85   | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                    | tCAC   |                  | 18   |     | 20   |     | 25   |                  | 25   | ns    | 3,4,5  |
| Access time from column address                             | tAA    |                  | 30   |     | 35   |     | 40   |                  | 45   | ns    | 3,10   |
| $\overline{\text{RAS}}$ pulse width                         | tRAS   | 55               | 10K  | 65  | 10K  | 75  | 10K  | 85               | 10K  | ns    |        |
| $\overline{\text{CAS}}$ pulse width                         | tCAS   | 18               | 10K  | 20  | 10K  | 25  | 10K  | 25               | 10K  | ns    |        |
| $\overline{\text{RAS}}$ hold time                           | tRSH   | 18               |      | 20  |      | 25  |      | 25               |      | ns    |        |
| $\overline{\text{CAS}}$ hold time                           | tCSH   | 55               |      | 65  |      | 75  |      | 85               |      | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time         | tRAL   | 30               |      | 35  |      | 40  |      | 45               |      | ns    |        |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time | tCWD   | 18               |      | 20  |      | 25  |      | 25               |      | ns    | 7      |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time | tRWD   | 55               |      | 65  |      | 75  |      | 85               |      | ns    | 7      |
| Column address to $\overline{\text{W}}$ delay time          | tAWD   | 30               |      | 35  |      | 40  |      | 45               |      | ns    | 7      |
| Fast Page mode cycle time                                   | tPC    | 40               |      | 45  |      | 50  |      | 55               |      | ns    |        |
| Fast page mode read-modify-write cycle time                 | tPRWC  | 58               |      | 65  |      | 75  |      | 80               |      | ns    |        |
| $\overline{\text{RAS}}$ pulse width (Fast page cycle)       | tRASP  | 55               | 200K | 65  | 200K | 75  | 200K | 85               | 200K | ns    |        |
| Access time form $\overline{\text{CAS}}$ precharge          | tCPA   |                  | 35   |     | 40   |     | 45   |                  | 50   | ns    | 3      |

Note) \*1 : 5V only, \*2 : 3.3V only

2

## NOTES

1. An initial pause of 200 $\mu$ s is required after power up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V device)/1 TTL(3.3V device) loads and 100pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}(\max)$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , then the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$  is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13.  $t_{OFF}(\max)$  define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. For all of the refresh modes except for distributed  $\overline{CAS}$ -Before- $\overline{RAS}$  refresh, 1024cycles of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.(3.3V L-ver.)
15.  $t_{AR}$ ,  $t_{WCR}$ ,  $t_{DHR}$  are referenced to  $t_{RAD}(\max)$ .

1M x 4 Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 1,048,576 x 4 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage (+5.0V or +3.3V), access time(-5, -6, -7 or -8), power consumption (Normal or Low power), and package type (SOJ, DIP, ZIP or TSOP-II) are optional features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh capabilities. Furthermore, self-refresh operation is available in 3.3V Low power version.

This 1Mx4 Fast Page Mode DRAM Family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory for main frames and mini computers, personal computer and high performance microprocessor systems.

2

FEATURES

- Part Identification
  - KM44C1000C/CL(5V)
  - KM44V1000C/CL(3.3V)

• Active Power Dissipation

Unit : mW

| Speed | 3.3V |  | 5V  |  |
|-------|------|--|-----|--|
|       |      |  |     |  |
| -5    | -    |  | 470 |  |
| -6    | 220  |  | 415 |  |
| -7    | 200  |  | 360 |  |
| -8    | 180  |  | -   |  |

- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (3.3V, L-ver only)
- Fast parallel test mode capability
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V±10% power supply(5V product)
- Single +3.3V±0.3V power supply(3.3V product)


• Refresh cycles

|        | Vcc  | Refresh cycle | Refresh time |       |
|--------|------|---------------|--------------|-------|
|        |      |               | Normal       | L     |
| C1000C | 5V   | 1K            | 16ms         | 128ms |
| V1000C | 3.3V |               |              |       |

• Performance range:

| Speed | t <sub>TRAC</sub> | t <sub>CAC</sub> | t <sub>RC</sub> | t <sub>PC</sub> | Remark  |
|-------|-------------------|------------------|-----------------|-----------------|---------|
| -5    | 50ns              | 13ns             | 90ns            | 35ns            | 5V      |
| -6    | 60ns              | 15ns             | 110ns           | 40ns            | 5V/3.3V |
| -7    | 70ns              | 20ns             | 130ns           | 45ns            | 5V/3.3V |
| -8    | 80ns              | 20ns             | 150ns           | 50ns            | 3.3V    |


FUNCTIONAL BLOCK DIAGRAM




SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)

• KM44C/V1000CJ



• KM44C/V1000CT



| Pin Name        | Pin Function          |
|-----------------|-----------------------|
| A0 - A9         | Address Inputs        |
| DQ0 - 3         | Data In/Out           |
| V <sub>ss</sub> | Ground                |
| RAS             | Row Address Strobe    |
| CAS             | Column Address Strobe |
| W               | Read/Write Input      |
| OE              | Data Outputs Enable   |
| V <sub>cc</sub> | Power(+5.0V)          |
|                 | Power(+3.3V)          |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating       |             | Units |
|---|------------------------------------|--------------|-------------|-------|
|   |                                    | 3.3V         | 5V          |       |
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | -1 to +7.0  | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | -1 to +7.0  | V     |
| Storage temperature   | T <sub>stg</sub>                   | -55 to +150  | -55 to +150 | °C    |
| Power dissipation   | P <sub>D</sub>                     | 600          | 600         | mW    |
| Short circuit output current                                  | I <sub>OS</sub>                    | 50           | 50          | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | 3.3V               |     |                                    | 5V                 |     |                                    | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|--------------------|-----|------------------------------------|------|
|                    |                 | Min                | Typ | Max                                | Min                | Typ | Max                                |      |
| Supply voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | 4.5                | 5.0 | 5.5                                | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | 0                  | 0   | 0                                  | V    |
| Input high voltage | V <sub>IH</sub> | 2.0                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | 2.4                | -   | V <sub>CC</sub> +1.0 <sup>*1</sup> | V    |
| Input low voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | -1.0 <sup>*2</sup> | -   | 0.8                                | V    |

\*1 : V<sub>CC</sub>+1.3V/15ns(3.3V), V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>

\*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>

**DC AND OPERATING CHARACTERISTICS** (Recommended operating conditions unless otherwise noted.)

|      | Parameter  | Symbol            | Min | Max | Units |
|------|--|-------------------|-----|-----|-------|
| 3.3V | Input leakage current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.3V, all other pins not under test=0 volts.) | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output leakage current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                               | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output high voltage level(I <sub>OH</sub> =-2mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output low voltage level(I <sub>OL</sub> =2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |
| 5V   | Input leakage current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V all other pins not under test=0 volts.)  | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output leakage current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                               | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output high voltage level(I <sub>OH</sub> =-5mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output low voltage level(I <sub>OL</sub> =4.2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |



DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

| Symbol           | Power       | Speed      | Max        |            | Units |
|------------------|-------------|------------|------------|------------|-------|
|                  |             |            | KM44V1000C | KM44C1000C |       |
| I <sub>CC1</sub> | Don't care  | -5         | -          | 85         | mA    |
|                  |             | -6         | 60         | 75         | mA    |
|                  |             | -7         | 55         | 65         | mA    |
|                  |             | -8         | 50         | -          | mA    |
| I <sub>CC2</sub> | Don't care  | Don't care | 1          | 2          | mA    |
| I <sub>CC3</sub> | Don't care  | -5         | -          | 85         | mA    |
|                  |             | -6         | 60         | 75         | mA    |
|                  |             | -7         | 55         | 65         | mA    |
|                  |             | -8         | 50         | -          | mA    |
| I <sub>CC4</sub> | Don't care  | -5         | -          | 65         | mA    |
|                  |             | -6         | 45         | 55         | mA    |
|                  |             | -7         | 40         | 45         | mA    |
|                  |             | -8         | 35         | -          | mA    |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 0.5        | 1          | mA    |
|                  |             |            | 100        | 200        | μA    |
| I <sub>CC6</sub> | Don't care  | -5         | -          | 85         | mA    |
|                  |             | -6         | 60         | 75         | mA    |
|                  |             | -7         | 55         | 65         | mA    |
|                  |             | -8         | 50         | -          | mA    |
| I <sub>CC7</sub> | L           | Don't care | 200        | 300        | μA    |
| I <sub>CC8</sub> | L           | Don't care | 150        | -          | μA    |

I<sub>CC1</sub> \*: Operating current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$ )

I<sub>CC3</sub> \*:  $\overline{RAS}$ -only refresh current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub> \*: Fast Page Mode current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @t<sub>PC</sub>=min.)

I<sub>CC5</sub> : Standby current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$ )

I<sub>CC6</sub> \*:  $\overline{CAS}$ -before- $\overline{RAS}$  refresh current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V<sub>IH</sub>)=V<sub>CC</sub>-0.2V, Input low voltage(V<sub>IL</sub>)=0.2V,  $\overline{CAS}=0.2V$

DQ0-3 = Don't care, T<sub>RC</sub>= 125μs(L-ver), T<sub>TRAS</sub>=T<sub>TRASmin</sub>-300 ns

I<sub>CC8</sub> : Self refresh current

$\overline{RAS}=\overline{CAS}=V_{IL}$ ,  $\overline{W}=\overline{OE}=A0 \sim A9=V_{CC}-0.2V$  or 0.2V,

DQ0 ~ DQ3= V<sub>CC</sub>-0.2V, 0.2V or OPEN

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub> and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one fast page mode cycle time t<sub>PC</sub>.



**CAPACITANCE**( $T_A=25^{\circ}\text{C}$ ,  $V_{CC}=5\text{V}$  or  $3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter   | Symbol    | Min | Max | Unit |
|---|-----------|-----|-----|------|
| Input capacitance [A0 - A9]   | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , W, $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output capacitance [DQ0 - DQ3]  | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , See note 1,2)

Test condition(5V device) :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.4/0.4\text{V}$

Test condition(3.3V device) :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{IH}/V_{IL}=2.0/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

| Parameter   | Symbol | - 5 <sup>*1</sup> |     | - 6 |     | - 7 |     | - 8 <sup>*2</sup> |     | Units | Notes  |
|---|--------|-------------------|-----|-----|-----|-----|-----|-------------------|-----|-------|--------|
|   |        | Min               | Max | Min | Max | Min | Max | Min               | Max |       |        |
| Random read or write cycle time                                   | tRC    | 90                |     | 110 |     | 130 |     | 150               |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 133               |     | 155 |     | 185 |     | 205               |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |                   | 50  |     | 60  |     | 70  |                   | 80  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |                   | 13  |     | 15  |     | 20  |                   | 20  | ns    | 3,4,5  |
| Access time from column address                                   | tAA    |                   | 25  |     | 30  |     | 35  |                   | 40  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 3      |
| Output buffer turn-off delay                                      | tOFF   | 0                 | 13  | 0   | 15  | 0   | 20  | 0                 | 20  | ns    | 6      |
| Transition time (rise and fall)                                   | tT     | 3                 | 50  | 3   | 50  | 3   | 50  | 3                 | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30                |     | 40  |     | 50  |     | 60                |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50                | 10K | 60  | 10K | 70  | 10K | 80                | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 13                |     | 15  |     | 20  |     | 20                |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 50                |     | 60  |     | 70  |     | 80                |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 13                | 10K | 15  | 10K | 20  | 10K | 20                | 10K | ns    |        |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20                | 37  | 20  | 45  | 20  | 50  | 20                | 60  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15                | 25  | 15  | 30  | 15  | 35  | 15                | 40  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5                 |     | 5   |     | 5   |     | 5                 |     | ns    |        |
| Row address set-up time   | tASR   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Row address hold time   | tRAH   | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Column address set-up time  | tASC   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Column address hold time  | tCAH   | 10                |     | 10  |     | 15  |     | 15                |     | ns    |        |
| Column address hold time referenced to $\overline{\text{RAS}}$    | tAR    | 40                |     | 45  |     | 55  |     | 60                |     | ns    | 15     |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25                |     | 30  |     | 35  |     | 40                |     | ns    |        |
| Read command set-up time  | tRCS   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Write command hold time   | tWCH   | 10                |     | 10  |     | 15  |     | 15                |     | ns    |        |
| Write command hold time referenced to $\overline{\text{RAS}}$     | tWCR   | 40                |     | 45  |     | 55  |     | 60                |     | ns    | 15     |
| Write command pulse width   | tWP    | 10                |     | 10  |     | 15  |     | 15                |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 15                |     | 15  |     | 20  |     | 20                |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 13                |     | 15  |     | 20  |     | 20                |     | ns    |        |

Note) \*1 : 5V only, \*2 : 3.3V only

2

AC CHARACTERISTICS (0°C≤T<sub>A</sub>≤70°C, See note 2)

| Parameter   | Symbol                      | - 5 <sup>*1</sup> |      | - 6 |      | - 7 |      | - 8 <sup>*2</sup> |      | Units | Notes |
|---|-----------------------------|-------------------|------|-----|------|-----|------|-------------------|------|-------|-------|
|   |                             | Min               | Max  | Min | Max  | Min | Max  | Min               | Max  |       |       |
| Data set-up time  | t <sub>DS</sub>             | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 9     |
| Data hold time  | t <sub>DH</sub>             | 10                |      | 10  |      | 15  |      | 15                |      | ns    | 9     |
| Data hold time referenced to $\overline{\text{RAS}}$  | t <sub>DHR</sub>            | 40                |      | 45  |      | 55  |      | 60                |      | ns    | 15    |
| Refresh period(Normal)  | t <sub>REF</sub>            |                   | 16   |     | 16   |     | 16   |                   | 16   | ms    |       |
| Refresh period(L-ver)   | t <sub>REF</sub>            |                   | 128  |     | 128  |     | 128  | 0                 | 128  | ms    |       |
| Write command set-up time   | t <sub>WCS</sub>            | 0                 |      | 0   |      | 0   |      | 50                |      | ns    | 7     |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time   | t <sub>CWD</sub>            | 36                |      | 40  |      | 50  |      | 110               |      | ns    | 7     |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time   | t <sub>RWD</sub>            | 73                |      | 85  |      | 100 |      | 70                |      | ns    | 7     |
| Column address to $\overline{\text{W}}$ delay time  | t <sub>AWD</sub>            | 48                |      | 55  |      | 65  |      | 75                |      | ns    | 7     |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time   | t <sub>CPWD</sub>           | 53                |      | 60  |      | 70  |      | 10                |      | ns    |       |
| $\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)   | t <sub>CSR</sub>            | 10                |      | 10  |      | 10  |      | 15                |      | ns    |       |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)   | t <sub>CHR</sub>            | 10                |      | 10  |      | 15  |      | 5                 |      | ns    |       |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time   | t <sub>RPC</sub>            | 5                 |      | 5   |      | 5   |      | 30                |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time( $\overline{\text{CB}}$ counter test cycle)  | t <sub>CPT</sub>            | 20                |      | 20  |      | 25  |      |                   |      | ns    |       |
| Access time from $\overline{\text{CAS}}$ precharge  | t <sub>CPA</sub>            |                   | 30   |     | 35   |     | 40   | 50                | 45   | ns    | 3     |
| Fast Page mode cycle time   | t <sub>PC</sub>             | 35                |      | 40  |      | 45  |      | 105               |      | ns    |       |
| Fast Page mode read-modify-write cycle time   | t <sub>PRWC</sub>           | 76                |      | 85  |      | 100 |      | 10                |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time (Fast page cycle)  | t <sub>CP</sub>             | 10                |      | 10  |      | 10  |      | 80                |      | ns    |       |
| $\overline{\text{RAS}}$ pulse width (Fast page cycle)   | t <sub>RASP</sub>           | 50                | 200K | 60  | 200K | 70  | 200K | 45                | 200K | ns    |       |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge  | t <sub>RHCP</sub>           | 30                |      | 35  |      | 40  |      |                   |      | ns    |       |
| $\overline{\text{OE}}$ access time  | t <sub>OEa</sub>            |                   | 13   |     | 15   |     | 20   | 20                | 20   | ns    |       |
| $\overline{\text{OE}}$ to data delay  | t <sub>OE<sub>D</sub></sub> | 13                |      | 15  |      | 20  |      | 0                 |      | ns    |       |
| Out put buffer turn off delay time from $\overline{\text{OE}}$  | t <sub>OE<sub>Z</sub></sub> | 0                 | 13   | 0   | 15   | 0   | 20   | 20                | 20   | ns    | 6     |
| $\overline{\text{OE}}$ command hold time  | t <sub>OE<sub>H</sub></sub> | 13                |      | 15  |      | 20  |      | 10                |      | ns    |       |
| Write command set-up time(Test mode in)   | t <sub>WTS</sub>            | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| Write command hold time(Test mode in)   | t <sub>WTH</sub>            | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| $\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh) | t <sub>WRP</sub>            | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| $\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh)      | t <sub>WRH</sub>            | 10                |      | 10  |      | 10  |      | 100               |      | ns    |       |
| $\overline{\text{RAS}}$ pulse width( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)                        | t <sub>RASS</sub>           | 100               |      | 100 |      | 100 |      | 150               |      | us    | 14    |
| $\overline{\text{RAS}}$ precharge time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)                    | t <sub>RPS</sub>            | 90                |      | 110 |      | 130 |      | -50               |      | ns    | 14    |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)                         | t <sub>CHS</sub>            | -50               |      | -50 |      | -50 |      |                   |      | ns    | 14    |

Note) \*1 : 5V only, \*2 : 3.3V only

TEST MODE CYCLE

(Note. 11)

| Parameter   | Symbol | -5 <sup>*1</sup> |      | -6  |      | -7  |      | -8 <sup>*2</sup> |      | Units | Notes  |
|---|--------|------------------|------|-----|------|-----|------|------------------|------|-------|--------|
|   |        | Min              | Max  | Min | Max  | Min | Max  | Min              | Max  |       |        |
| Random read or write cycle time                             | tRC    | 95               |      | 115 |      | 135 |      | 155              |      | ns    |        |
| Read-modify-write cycle time                                | tRWC   | 138              |      | 160 |      | 190 |      | 210              |      | ns    |        |
| Access time from $\overline{\text{RAS}}$                    | tRAC   |                  | 55   |     | 65   |     | 75   |                  | 85   | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                    | tCAC   |                  | 18   |     | 20   |     | 25   |                  | 25   | ns    | 3,4,5  |
| Access time from column address                             | tAA    |                  | 30   |     | 35   |     | 40   |                  | 45   | ns    | 3,10   |
| $\overline{\text{RAS}}$ pulse width                         | tRAS   | 55               | 10K  | 65  | 10K  | 75  | 10K  | 85               | 10K  | ns    |        |
| $\overline{\text{CAS}}$ pulse width                         | tCAS   | 18               | 10K  | 20  | 10K  | 25  | 10K  | 25               | 10K  | ns    |        |
| $\overline{\text{RAS}}$ hold time                           | tRSH   | 18               |      | 20  |      | 25  |      | 25               |      | ns    |        |
| $\overline{\text{CAS}}$ hold time                           | tCSH   | 55               |      | 65  |      | 75  |      | 85               |      | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time         | tRAL   | 30               |      | 35  |      | 40  |      | 45               |      | ns    |        |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time | tCWD   | 41               |      | 45  |      | 55  |      | 55               |      | ns    | 7      |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time | tRWD   | 78               |      | 90  |      | 105 |      | 115              |      | ns    | 7      |
| Column address to $\overline{\text{W}}$ delay time          | tAWD   | 53               |      | 60  |      | 70  |      | 75               |      | ns    | 7      |
| Fast Page mode cycle time                                   | tPC    | 40               |      | 45  |      | 50  |      | 55               |      | ns    |        |
| Fast page mode read-modify-write cycle time                 | tPRWC  | 81               |      | 90  |      | 105 |      | 110              |      | ns    |        |
| $\overline{\text{RAS}}$ pulse width (Fast page cycle)       | tRASP  | 55               | 200K | 65  | 200K | 75  | 200K | 85               | 200K | ns    |        |
| Access time form $\overline{\text{CAS}}$ precharge          | tCPA   |                  | 35   |     | 40   |     | 45   |                  | 50   | ns    | 3      |
| OE access time  | tOEA   |                  | 20   |     | 20   |     | 25   |                  | 25   | ns    |        |
| OE to data delay  | tOED   | 18               |      | 20  |      | 25  |      | 25               |      | ns    |        |
| OE command hold time  | tOEH   | 18               |      | 20  |      | 25  |      | 25               |      | ns    |        |

Note) \*1 : 5V only, \*2 : 3.3V only

2

## NOTES

1. An initial pause of 200 $\mu$ s is required after power up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V device)/1 TTL(3.3V device) loads and 100pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}(\max)$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , then the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$  is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13.  $t_{OFF}(\max)$  and  $t_{OEZ}(\max)$  define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. For all of the refresh modes except for distributed  $\overline{CAS}$ -Before- $\overline{RAS}$  refresh, 1024cycles of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.(3.3V L-ver.)
15.  $t_{AR}$ ,  $t_{WCR}$ ,  $t_{DHR}$  are referenced to  $t_{RAD}(\max)$ .

1M x 4 Bit CMOS Quad CAS DRAM with Fast Page Mode

DESCRIPTION

This is a family of 1,048,576 x 4 bit Fast Page Mode Quad CAS CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Access time(-5, -6, -7 or -8), power consumption (Normal, Low power), and package type (SOJ or TSOP-II) are optional features of this family. All of this family have **CAS**-before-**RAS** refresh, **RAS**-only refresh and Hidden refresh capabilities.

All inputs and outputs are fully TTL compatible and four separate **CAS** pins provide for separate I/O operation allowing this device to operate in parity mode.

This 1Mx4 Fast Page Mode DRAM Family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

FEATURES

- Part Identification  
- KM44C1003C/CL(5V)

- Active Power Dissipation

Unit : mW

| Speed | Active power dissipation |
|-------|--------------------------|
| -5    | 470                      |
| -6    | 415                      |
| -7    | 360                      |

- Fast Page Mode operation
- Four separate **CAS** pins provide for separate I/O operation
- **CAS**-before-**RAS** refresh capability
- **RAS**-only and Hidden refresh capability
- Fast parallel test mode capability
- TTL compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V±10% power supply


- Refresh cycles

| Part NO. | Refresh Cycle | Refresh Period |       |
|----------|---------------|----------------|-------|
|          |               | Normal         | L     |
| C1003C   | 1K            | 16ms           | 128ms |

- Performance range:


| Speed | tRAC | tCAC | tRC   | tPC  |
|-------|------|------|-------|------|
| -5    | 50ns | 13ns | 90ns  | 35ns |
| -6    | 60ns | 15ns | 110ns | 40ns |
| -7    | 70ns | 20ns | 130ns | 45ns |

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



| Pin Name  | Pin Function          |
|-----------|-----------------------|
| A0 - A9   | Address Inputs        |
| DQ0 -3    | Data In/Out           |
| Vss       | Ground                |
| RAS       | Row Address Strobe    |
| CAS0-CAS3 | Column Address Strobe |
| W         | Read/Write Input      |
| OE        | Data Outputs Enable   |
| Vcc       | Power(+5.0V)          |
| N.C       | No Connection         |

## ABSOLUTE MAXIMUM RATINGS

| Parameter   | Symbol                             | Rating      | Units |
|---|------------------------------------|-------------|-------|
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -1 to +7.0  | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -1 to +7.0  | V     |
| Storage temperature   | T <sub>stg</sub>                   | -55 to +150 | °C    |
| Power dissipation   | P <sub>D</sub>                     | 600         | mW    |
| Short circuit output current                                  | I <sub>OS</sub>                    | 50          | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | Min                | Typ | Max                                | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|------|
| Supply voltage     | V <sub>CC</sub> | 4.5                | 5.0 | 5.5                                | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | V    |
| Input high voltage | V <sub>IH</sub> | 2.4                | -   | V <sub>CC</sub> +1.0 <sup>*1</sup> | V    |
| Input low voltage  | V <sub>IL</sub> | -1.0 <sup>*2</sup> | -   | 0.8                                | V    |

\*1 : V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>

\*2 : -2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>

## DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter  | Symbol            | Min | Max | Units |
|--|-------------------|-----|-----|-------|
| Input leakage current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V<br>all other pins not under test=0 volts.) | I <sub>I(L)</sub> | -5  | 5   | μA    |
| Output leakage current<br>(Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                              | I <sub>O(L)</sub> | -5  | 5   | μA    |
| Output high voltage level(I <sub>OH</sub> =-5mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
| Output low voltage level(I <sub>OL</sub> =4.2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |

## DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

| Symbol           | Power       | Speed      | Max        | Units |
|------------------|-------------|------------|------------|-------|
|                  |             |            | KM44C1003C |       |
| I <sub>CC1</sub> | Don't care  | -5         | 85         | mA    |
|                  |             | -6         | 75         |       |
|                  |             | -7         | 65         |       |
| I <sub>CC2</sub> | Normal<br>L | Don't care | 2          | mA    |
|                  |             |            | 1          |       |
| I <sub>CC3</sub> | Don't care  | -5         | 85         | mA    |
|                  |             | -6         | 75         |       |
|                  |             | -7         | 65         |       |
| I <sub>CC4</sub> | Don't care  | -5         | 65         | mA    |
|                  |             | -6         | 55         |       |
|                  |             | -7         | 45         |       |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 1          | mA    |
|                  |             |            | 200        |       |
| I <sub>CC6</sub> | Don't care  | -5         | 85         | mA    |
|                  |             | -6         | 75         |       |
|                  |             | -7         | 65         |       |
| I <sub>CC7</sub> | L           | Don't care | 300        | μA    |

I<sub>CC1</sub> \*: Operating current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$ )

I<sub>CC3</sub> \*:  $\overline{RAS}$ -only refresh current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub> \*: Fast Page Mode current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @t<sub>PC</sub>=min.)

I<sub>CC5</sub> : Standby current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$ )

I<sub>CC6</sub> \*:  $\overline{CAS}$ -before- $\overline{RAS}$  refresh current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage( $V_{IH}$ )= $V_{CC}-0.2V$ , Input low voltage( $V_{IL}$ )= $0.2V$ ,  $\overline{CAS}=0.2V$

DQ0~3 = Don't care, T<sub>RC</sub>= 125μs(L-ver), T<sub>RAS</sub>=T<sub>RASmin</sub>~300 ns

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one fast page mode cycle time t<sub>PC</sub>.



CAPACITANCE( $T_A=25^{\circ}\text{C}$ ,  $V_{CC}=5\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter  | Symbol    | Min | Max | Unit |
|--|-----------|-----|-----|------|
| Input capacitance [A0 - A9]  | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS0-CAS3}}$ , W, OE] | $C_{IN2}$ | -   | 7   | pF   |
| Output capacitance [DQ0 - DQ3]   | $C_{DO}$  | -   | 7   | pF   |

AC CHARACTERISTICS ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , See note 1,2)

Test condition :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.4/0.4\text{V}$

| Parameter   | Symbol | - 5 |     | - 6 |     | - 7 |     | Units | Notes  |
|---|--------|-----|-----|-----|-----|-----|-----|-------|--------|
|   |        | Min | Max | Min | Max | Min | Max |       |        |
| Random read or write cycle time                                   | tRC    | 90  |     | 110 |     | 130 |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 133 |     | 155 |     | 185 |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |     | 50  |     | 60  |     | 70  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |     | 13  |     | 15  |     | 20  | ns    | 3,4,18 |
| Access time from column address                                   | tAA    |     | 25  |     | 30  |     | 35  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 0   |     | 0   |     | 0   |     | ns    | 3,18   |
| Output buffer turn-off delay                                      | tOFF   | 0   | 13  | 0   | 15  | 0   | 20  | ns    | 6,18   |
| Transition time (rise and fall)                                   | tT     | 3   | 50  | 3   | 50  | 3   | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30  |     | 40  |     | 50  |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50  | 10K | 60  | 10K | 70  | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 13  |     | 15  |     | 20  |     | ns    | 16     |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 50  |     | 60  |     | 70  |     | ns    | 17     |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 13  | 10K | 15  | 10K | 20  | 10K | ns    | 23     |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20  | 37  | 20  | 45  | 20  | 50  | ns    | 4,16   |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15  | 25  | 15  | 30  | 15  | 35  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5   |     | 5   |     | 5   |     | ns    | 17     |
| Row address set-up time   | tASR   | 0   |     | 0   |     | 0   |     | ns    |        |
| Row address hold time   | tRAH   | 10  |     | 10  |     | 10  |     | ns    |        |
| Column address set-up time  | tASC   | 0   |     | 0   |     | 0   |     | ns    | 16     |
| Column address hold time  | tCAH   | 10  |     | 10  |     | 15  |     | ns    | 16     |
| Column address hold time referenced to $\overline{\text{RAS}}$    | tAR    | 40  |     | 45  |     | 55  |     | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25  |     | 30  |     | 35  |     | ns    | 26     |
| Read command set-up time  | tRCS   | 0   |     | 0   |     | 0   |     | ns    | 16     |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0   |     | 0   |     | 0   |     | ns    | 8,17   |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Write command hold time   | tWCH   | 10  |     | 10  |     | 15  |     | ns    | 24     |
| Write command hold time referenced to $\overline{\text{RAS}}$     | tWCR   | 40  |     | 45  |     | 55  |     | ns    | 26     |
| Write command pulse width   | tWP    | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 15  |     | 15  |     | 20  |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 13  |     | 15  |     | 20  |     | ns    | 17     |

2

AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 2)

| Parameter   | Symbol            | - 5 |      | - 6 |      | - 7 |      | Units | Notes |
|---|-------------------|-----|------|-----|------|-----|------|-------|-------|
|   |                   | Min | Max  | Min | Max  | Min | Max  |       |       |
| Data set-up time  | t <sub>DS</sub>   | 0   |      | 0   |      | 0   |      | ns    | 10    |
| Data hold time  | t <sub>DH</sub>   | 10  |      | 10  |      | 15  |      | ns    | 10    |
| Data hold time referenced to $\overline{\text{RAS}}$  | t <sub>DHR</sub>  | 40  |      | 45  |      | 55  |      | ns    | 26    |
| Refresh period(Normal)  | t <sub>REF</sub>  |     | 16   |     | 16   |     | 16   | ms    |       |
| Refresh period(L-ver)   | t <sub>REF</sub>  |     | 128  |     | 128  |     | 128  | ms    |       |
| Write command set-up time   | t <sub>WCS</sub>  | 0   |      | 0   |      | 0   |      | ns    | 7,16  |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time   | t <sub>CWD</sub>  | 36  |      | 40  |      | 50  |      | ns    | 7,16  |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time   | t <sub>RWD</sub>  | 73  |      | 85  |      | 100 |      | ns    | 7     |
| Column address to $\overline{\text{W}}$ delay time  | t <sub>AWD</sub>  | 48  |      | 55  |      | 65  |      | ns    | 7     |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time                                   | t <sub>CPWD</sub> | 53  |      | 60  |      | 70  |      | ns    |       |
| $\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh) | t <sub>CSR</sub>  | 10  |      | 10  |      | 10  |      | ns    | 16    |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)   | t <sub>CHR</sub>  | 10  |      | 10  |      | 15  |      | ns    | 17    |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time                                       | t <sub>RPC</sub>  | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time( $\overline{\text{CB}}$ counter test cycle)                      | t <sub>CPT</sub>  | 20  |      | 20  |      | 30  |      | ns    |       |
| Access time from $\overline{\text{CAS}}$ precharge  | t <sub>CPA</sub>  |     | 30   |     | 35   |     | 40   | ns    | 3,18  |
| Fast Page mode cycle time   | t <sub>PC</sub>   | 35  |      | 40  |      | 45  |      | ns    | 19    |
| Fast Page mode read-modify-write cycle time   | t <sub>PRWC</sub> | 76  |      | 85  |      | 100 |      | ns    | 19    |
| $\overline{\text{CAS}}$ precharge time (Fast page cycle)  | t <sub>CP</sub>   | 10  |      | 10  |      | 10  |      | ns    | 20    |
| $\overline{\text{RAS}}$ pulse width (Fast page cycle)   | t <sub>RASP</sub> | 50  | 200K | 60  | 200K | 70  | 200K | ns    |       |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge                                | t <sub>RHCP</sub> | 30  |      | 35  |      | 40  |      | ns    |       |
| $\overline{\text{OE}}$ access time  | t <sub>OE</sub>   |     | 13   |     | 15   |     | 20   | ns    | 21    |
| $\overline{\text{OE}}$ to data delay  | t <sub>OE</sub>   | 13  |      | 15  |      | 20  |      | ns    | 21    |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time                                   | t <sub>CPWD</sub> | 53  |      | 60  |      | 70  |      | ns    |       |
| Out put buffer turn off delay time from $\overline{\text{OE}}$  | t <sub>OEZ</sub>  | 0   | 13   | 0   | 15   | 0   | 20   | ns    | 6     |
| $\overline{\text{OE}}$ command hold time  | t <sub>OE</sub>   | 13  |      | 15  |      | 20  |      | ns    |       |
| Write command set-up time(Test mode in)   | t <sub>WTS</sub>  | 10  |      | 10  |      | 10  |      | ns    |       |
| Write command hold time(Test mode in)   | t <sub>WTH</sub>  | 10  |      | 10  |      | 10  |      | ns    |       |
| $\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time( $\overline{\text{C}}$ -B-R refresh)    | t <sub>WRP</sub>  | 10  |      | 10  |      | 10  |      | ns    |       |
| $\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time( $\overline{\text{C}}$ -B-R refresh)         | t <sub>WRH</sub>  | 5   |      | 5   |      | 5   |      | ns    |       |
| Hold time $\overline{\text{CAS}}$ low to $\overline{\text{CAS}}$ high                                   | t <sub>CLCH</sub> | 5   |      | 5   |      | 5   |      | ns    | 14,25 |

TEST MODE CYCLE

(Note. 11)

| Parameter   | Symbol | -5  |      | -6  |      | -7  |      | Units | Notes     |
|---|--------|-----|------|-----|------|-----|------|-------|-----------|
|   |        | Min | Max  | Min | Max  | Min | Max  |       |           |
| Random read or write cycle time                             | tRC    | 95  |      | 115 |      | 135 |      | ns    |           |
| Read-modify-write cycle time                                | tRWC   | 138 |      | 160 |      | 190 |      | ns    |           |
| Access time from $\overline{\text{RAS}}$                    | tRAC   |     | 60   |     | 65   |     | 75   | ns    | 3,4,10,12 |
| Access time from $\overline{\text{CAS}}$                    | tCAC   |     | 18   |     | 20   |     | 25   | ns    | 3,4,5,12  |
| Access time from column address                             | tAA    |     | 30   |     | 35   |     | 40   | ns    | 3,10,12   |
| $\overline{\text{RAS}}$ pulse width                         | tRAS   | 55  | 10K  | 65  | 10K  | 75  | 10K  | ns    |           |
| $\overline{\text{CAS}}$ pulse width                         | tCAS   | 18  | 10K  | 20  | 10K  | 25  | 10K  | ns    |           |
| $\overline{\text{RAS}}$ hold time                           | tRSH   | 18  |      | 20  |      | 25  |      | ns    |           |
| $\overline{\text{CAS}}$ hold time                           | tCSH   | 55  |      | 65  |      | 75  |      | ns    |           |
| Column address to $\overline{\text{RAS}}$ lead time         | tRAL   | 30  |      | 35  |      | 40  |      | ns    |           |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time | tCWD   | 41  |      | 45  |      | 55  |      | ns    | 7         |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time | tRWD   | 78  |      | 90  |      | 105 |      | ns    | 7         |
| Column address to $\overline{\text{W}}$ delay time          | tAWD   | 53  |      | 60  |      | 70  |      | ns    | 7         |
| Fast Page mode cycle time                                   | tPC    | 40  |      | 45  |      | 50  |      | ns    |           |
| Fast page mode read-modify-write cycle time                 | tPRWC  | 81  |      | 90  |      | 105 |      | ns    |           |
| $\overline{\text{RAS}}$ pulse width (Fast page cycle)       | tRASP  | 55  | 200K | 65  | 200K | 75  | 200K | ns    |           |
| Access time from $\overline{\text{CAS}}$ precharge          | tCPA   |     | 35   |     | 40   |     | 45   | ns    | 3         |
| $\overline{\text{OE}}$ access time                          | tOEA   |     | 20   |     | 20   |     | 25   | ns    |           |
| $\overline{\text{OE}}$ to data delay                        | tOED   | 18  |      | 20  |      | 25  |      | ns    |           |
| $\overline{\text{OE}}$ command hold time                    | tOEH   | 18  |      | 20  |      | 25  |      | ns    |           |

2


## NOTES

1. An initial pause of 200 $\mu$ s is required after power up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}(\max)$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$  is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13.  $t_{OFF}(\max)$  and  $t_{OEZ}(\max)$  define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. In order to hold the address latched by the first  $\overline{CASx}$  going low, the parameter  $t_{CLCH}$  must be met.
15. If at least one  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ ,  $DQ$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, all four  $\overline{CAS}$  must be pulsed high for  $t_{CP}$ .
16. The first  $\overline{CASx}$  edge to transition low.
17. The last  $\overline{CASx}$  edge to transition low.
18. Output parameter is referenced to corresponding  $\overline{CASx}$  input.
19. Last rising  $\overline{CASx}$  edge to next cycle's last rising  $\overline{CASx}$  edge.
20. Last rising  $\overline{CASx}$  edge to first falling  $\overline{CASx}$  edge.
21. First  $DQx$  controlled by the first  $\overline{CASx}$  to go low.
22. Last  $DQx$  controlled by the first  $\overline{CASx}$  to go low.
23. Each  $\overline{CASx}$  must meet minimum pulse width.
24. Last  $\overline{CASx}$  to go low.
25. The last falling  $\overline{CASx}$  edge to the first rising  $\overline{CASx}$  edge
26.  $t_{AR}$ ,  $t_{WCR}$ ,  $t_{DHR}$  are referenced to  $t_{RAD}(\max)$ .




PIN CONFIGURATION (Top Views)

• KM44C/V1004CJ



• KM44C/V1004CT



| Pin Name        | Pin Function          |
|-----------------|-----------------------|
| A0 - A9         | Address Inputs        |
| DQ0 -3          | Data In/Out           |
| V <sub>SS</sub> | Ground                |
| RAS             | Row Address Strobe    |
| CAS             | Column Address Strobe |
| W               | Read/Write Input      |
| OE              | Data Outputs Enable   |
| V <sub>CC</sub> | Power(+5.0V)          |
|                 | Power(+3.3V)          |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                            | Rating       |              | Units |
|---|-----------------------------------|--------------|--------------|-------|
|   |                                   | 3.3V         | 5V           |       |
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> ,V <sub>OUT</sub> | -0.5 to +4.6 | -1.0 to +7.0 | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                   | -0.5 to +4.6 | -1.0 to +7.0 | V     |
| Storage Temperature   | T <sub>stg</sub>                  | -55 to +150  | -55 to +150  | °C    |
| Power Dissipation   | P <sub>D</sub>                    | 600          | 600          | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                   | 50           | 50           | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | 3.3V              |     |                                   | 5V                |     |                                   | Unit |
|--------------------|-----------------|-------------------|-----|-----------------------------------|-------------------|-----|-----------------------------------|------|
|                    |                 | Min               | Typ | Max                               | Min               | Typ | Max                               |      |
| Supply Voltage     | V <sub>CC</sub> | 3.0               | 3.3 | 3.6                               | 4.5               | 5.0 | 5.5                               | V    |
| Ground             | V <sub>SS</sub> | 0                 | 0   | 0                                 | 0                 | 0   | 0                                 | V    |
| Input High Voltage | V <sub>IH</sub> | 2.0               | -   | V <sub>CC</sub> +0.3 <sup>1</sup> | 2.4               | -   | V <sub>CC</sub> +1.0 <sup>1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>2</sup> | -   | 0.8                               | -1.0 <sup>2</sup> | -   | 0.8                               | V    |

<sup>1</sup>: V<sub>CC</sub>+1.3V/15ns(3.3V),V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>

<sup>2</sup>: -1.3V/15ns(3.3V), -2.0V/20ns(5V),Pulse width is measured atV<sub>SS</sub>

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

|      | Parameter  | Symbol            | Min | Max | Units |
|------|--|-------------------|-----|-----|-------|
| 3.3V | Input Leakage Current<br>(Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.3V, all other pins not under test=0V)  | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output Leakage Current<br>(Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )  | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-2mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |
| 5V   | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V,<br>(Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V, all other pins not under test=0V) | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output Leakage Current<br>(Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )  | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-5mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =4.2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Symbol           | Power       | Speed      | Max        |            | Units |
|------------------|-------------|------------|------------|------------|-------|
|                  |             |            | KM44V1004C | KM44C1004C |       |
| I <sub>CC1</sub> | Don't care  | -5         | -          | 85         | mA    |
|                  |             | -6         | 60         | 75         | mA    |
|                  |             | -7         | 55         | 65         | mA    |
|                  |             | -8         | 50         | -          | mA    |
| I <sub>CC2</sub> | Don't care  | Don't care | 1          | 2          | mA    |
| I <sub>CC3</sub> | Don't care  | -5         | -          | 85         | mA    |
|                  |             | -6         | 60         | 75         | mA    |
|                  |             | -7         | 55         | 65         | mA    |
|                  |             | -8         | 50         | -          | mA    |
| I <sub>CC4</sub> | Don't care  | -5         | -          | 85         | mA    |
|                  |             | -6         | 60         | 75         | mA    |
|                  |             | -7         | 55         | 65         | mA    |
|                  |             | -8         | 50         | -          | mA    |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 0.5        | 1          | mA    |
|                  |             |            | 100        | 200        | μA    |
| I <sub>CC6</sub> | Don't care  | -5         | -          | 85         | mA    |
|                  |             | -6         | 60         | 75         | mA    |
|                  |             | -7         | 55         | 65         | mA    |
|                  |             | -8         | 50         | -          | mA    |
| I <sub>CC7</sub> | L           | Don't care | 200        | 300        | μA    |
| I <sub>CCS</sub> | L           | Don't care | 150        | -          | μA    |

I<sub>CC1</sub>\* : Operating current ( $\overline{RAS}$ ,  $\overline{CAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby current ( $\overline{RAS}=\overline{CAS}=W=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -only refresh current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : EDO Mode current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @t<sub>PC</sub>=min.)

I<sub>CC5</sub> : Standby current ( $\overline{RAS}=\overline{CAS}=W=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage ( $V_{IH}$ )= $V_{CC}-0.2V$ , Input low voltage ( $V_{IL}$ )= $0.2V$ ,  $\overline{CAS}=0.2V$

DQ0~3 = Don't care, t<sub>RC</sub>=125μs, t<sub>RAS</sub>=t<sub>RAS min</sub>~300 ns

I<sub>CCS</sub> : Self refresh current

$\overline{RAS}=\overline{CAS}=V_{IL}$ ,  $W=OE=A0 \sim A9 = V_{CC}-0.2V$  or  $0.2V$ ,

DQ0 ~ DQ3=  $V_{CC}-0.2V$ ,  $0.2V$  or open

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub> and I<sub>CC6</sub>, address can be changed maximum two times while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one hyper page cycle.



**CAPACITANCE** ( $T_A=25^{\circ}\text{C}$ ,  $V_{CC}=5\text{V}$  or  $3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter  | Symbol    | Min | Max | Unit |
|--|-----------|-----|-----|------|
| Input capacitance [A0 ~ A9]  | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{W}}$ , $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 ~ DQ3]   | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , See note 1,2)

Test condition (5V device) :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

Test condition (3.3V device) :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{IH}/V_{IL}=2.0/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

| Parameter   | Symbol | - 5 <sup>*1</sup> |     | - 6 |     | - 7 |     | - 8 <sup>*2</sup> |     | Units | Notes  |
|---|--------|-------------------|-----|-----|-----|-----|-----|-------------------|-----|-------|--------|
|   |        | Min               | Max | Min | Max | Min | Max | Min               | Max |       |        |
| Random read or write cycle time                                   | tRC    | 84                |     | 104 |     | 124 |     | 144               |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 116               |     | 140 |     | 165 |     | 190               |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |                   | 50  |     | 60  |     | 70  |                   | 80  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |                   | 13  |     | 15  |     | 20  |                   | 20  | ns    | 3,4,5  |
| Access time from column address                                   | tAA    |                   | 25  |     | 30  |     | 35  |                   | 40  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 3                 |     | 3   |     | 3   |     | 3                 |     | ns    | 3      |
| Output buffer turn-off delay from $\overline{\text{CAS}}$         | tCEZ   | 3                 | 13  | 3   | 15  | 3   | 20  | 3                 | 20  | ns    | 7,13   |
| Transition time (rise and fall)                                   | tT     | 2                 | 50  | 2   | 50  | 2   | 50  | 2                 | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30                |     | 40  |     | 50  |     | 60                |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50                | 10K | 60  | 10K | 70  | 10K | 80                | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 13                |     | 15  |     | 20  |     | 20                |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 40                |     | 50  |     | 60  |     | 70                |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 8                 | 10K | 10  | 10K | 15  | 10K | 20                | 10K | ns    | 11     |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20                | 33  | 20  | 43  | 20  | 50  | 20                | 60  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15                | 25  | 15  | 30  | 15  | 35  | 15                | 40  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5                 |     | 5   |     | 5   |     | 5                 |     | ns    |        |
| Row address set-up time   | tASR   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Row address hold time   | tRAH   | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Column address set-up time  | tASC   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Column address hold time  | tCAH   | 8                 |     | 10  |     | 15  |     | 15                |     | ns    |        |
| Column address hold time referenced to $\overline{\text{RAS}}$    | tAR    | 35                |     | 42  |     | 52  |     | 57                |     | ns    | 17     |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25                |     | 30  |     | 35  |     | 40                |     | ns    |        |
| Read command set-up time  | tRCS   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 8      |
| Write command hold time   | tWCH   | 10                |     | 10  |     | 15  |     | 15                |     | ns    |        |
| Write command hold time referenced to $\overline{\text{RAS}}$     | tWCR   | 37                |     | 42  |     | 52  |     | 57                |     | ns    | 17     |
| Write command pulse width   | tWP    | 10                |     | 10  |     | 15  |     | 15                |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 13                |     | 15  |     | 20  |     | 20                |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 8                 |     | 10  |     | 15  |     | 20                |     | ns    |        |

Note) \*1 : 5V only, \*2 : 3.3V only

AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 1,2)

| Parameter  | Symbol                      | - 5 <sup>*1</sup> |      | - 6 |      | - 7 |      | - 8 <sup>*2</sup> |      | Units | Notes |
|--|-----------------------------|-------------------|------|-----|------|-----|------|-------------------|------|-------|-------|
|  |                             | Min               | Max  | Min | Max  | Min | Max  | Min               | Max  |       |       |
| Data set-up time   | t <sub>DS</sub>             | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 9     |
| Data hold time   | t <sub>DH</sub>             | 8                 |      | 10  |      | 15  |      | 15                |      | ns    | 9     |
| Data hold time referenced to $\overline{RAS}$                                      | t <sub>DHR</sub>            | 35                |      | 42  |      | 52  |      | 57                |      | ns    | 17    |
| Refresh period(Normal)   | t <sub>REF</sub>            |                   | 16   |     | 16   |     | 16   |                   | 16   | ms    |       |
| Refresh period(L-ver)  | t <sub>REF</sub>            |                   | 128  |     | 128  |     | 128  |                   | 128  | ms    |       |
| Write command set-up time  | t <sub>WCS</sub>            | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 7     |
| $\overline{CAS}$ to $\overline{W}$ delay time                                      | t <sub>CWD</sub>            | 30                |      | 34  |      | 44  |      | 44                |      | ns    | 7     |
| $\overline{RAS}$ to $\overline{W}$ delay time                                      | t <sub>RWD</sub>            | 67                |      | 79  |      | 89  |      | 99                |      | ns    | 7     |
| Column address to $\overline{W}$ delay time  | t <sub>AWD</sub>            | 42                |      | 49  |      | 59  |      | 64                |      | ns    | 7     |
| $\overline{CAS}$ precharge to $\overline{W}$ delay time                            | t <sub>CPWD</sub>           | 45                |      | 54  |      | 64  |      | 69                |      | ns    |       |
| $\overline{CAS}$ set-up time ( $\overline{CAS}$ -before- $\overline{RAS}$ refresh) | t <sub>CSR</sub>            | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{CAS}$ hold time ( $\overline{CAS}$ -before- $\overline{RAS}$ refresh)   | t <sub>CHR</sub>            | 10                |      | 10  |      | 15  |      | 15                |      | ns    |       |
| $\overline{RAS}$ to $\overline{CAS}$ precharge time                                | t <sub>RPC</sub>            | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{CAS}$ precharge time(CBR counter test cycle)                            | t <sub>CPT</sub>            | 20                |      | 20  |      | 25  |      | 30                |      | ns    |       |
| Access time from $\overline{CAS}$ precharge  | t <sub>CPA</sub>            |                   | 28   |     | 35   |     | 40   |                   | 45   | ns    | 3     |
| Hyper Page mode cycle time   | t <sub>HPC</sub>            | 20                |      | 25  |      | 30  |      | 35                |      | ns    | 15    |
| Hyper Page mode read-modify-write cycle time                                       | t <sub>HPRWC</sub>          | 47                |      | 56  |      | 71  |      | 81                |      | ns    |       |
| $\overline{CAS}$ precharge time (Hyper page cycle)                                 | t <sub>CP</sub>             | 8                 |      | 10  |      | 10  |      | 10                |      | ns    |       |
| $\overline{RAS}$ pulse width (Hyper page cycle)                                    | t <sub>RASP</sub>           | 50                | 200K | 60  | 200K | 70  | 200K | 80                | 200K | ns    |       |
| $\overline{RAS}$ hold time from $\overline{CAS}$ precharge                         | t <sub>RHCP</sub>           | 30                |      | 35  |      | 40  |      | 45                |      | ns    |       |
| $\overline{OE}$ access time  | t <sub>OEa</sub>            |                   | 13   |     | 15   |     | 20   |                   | 20   | ns    |       |
| $\overline{OE}$ to data delay  | t <sub>OE<sub>D</sub></sub> | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Out put buffer turn off delay time from $\overline{OE}$                            | t <sub>OEZ</sub>            | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 6,13  |
| $\overline{OE}$ to output in low-Z   | t <sub>OLZ</sub>            | 3                 |      | 3   |      | 3   |      | 3                 |      | ns    |       |
| $\overline{OE}$ command hold time  | t <sub>OE<sub>H</sub></sub> | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Output data hold time  | t <sub>DOH</sub>            | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| Output buffer turn off delay from $\overline{RAS}$                                 | t <sub>REZ</sub>            | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 6,13  |
| Output buffer turn off delay from $\overline{W}$                                   | t <sub>WEZ</sub>            | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 6,13  |
| $\overline{W}$ to data delay   | t <sub>WED</sub>            | 15                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| $\overline{OE}$ to $\overline{CAS}$ hold time                                      | t <sub>OCH</sub>            | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{CAS}$ hold time to $\overline{OE}$                                      | t <sub>CHO</sub>            | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{OE}$ precharge time   | t <sub>OEP</sub>            | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{W}$ pulse width (hyper page cycle)                                      | t <sub>WPE</sub>            | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{RAS}$ pulse width(C-B-R self refresh)                                   | t <sub>RASS</sub>           | 100               |      | 100 |      | 100 |      | 100               |      | μs    | 16    |
| $\overline{RAS}$ precharge time (C-B-R self refresh)                               | t <sub>RPS</sub>            | 90                |      | 110 |      | 130 |      | 150               |      | ns    | 16    |
| $\overline{CAS}$ hold time (C-B-R self refresh)                                    | t <sub>CHS</sub>            | -50               |      | -50 |      | -50 |      | -50               |      | ns    | 16    |

Note) \*1 : 5V only, \*2 : 3.3V only

TEST MODE CYCLE

(Note. 11)

| Parameter   | Symbol | -5 <sup>1</sup> |      | -6  |      | -7  |      | -8 <sup>2</sup> |      | Units | Notes  |
|---|--------|-----------------|------|-----|------|-----|------|-----------------|------|-------|--------|
|   |        | Min             | Max  | Min | Max  | Min | Max  | Min             | Max  |       |        |
| Random read or write cycle time                             | tRC    | 89              |      | 109 |      | 129 |      | 149             |      | ns    |        |
| Read-modify-write cycle time                                | tRWC   | 121             |      | 145 |      | 170 |      | 195             |      | ns    |        |
| Access time from $\overline{\text{RAS}}$                    | tRAC   |                 | 55   |     | 65   |     | 75   |                 | 85   | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                    | tCAC   |                 | 18   |     | 20   |     | 25   |                 | 25   | ns    | 3,4,5  |
| Access time from column address                             | tAA    |                 | 30   |     | 35   |     | 40   |                 | 45   | ns    | 3,10   |
| $\overline{\text{RAS}}$ pulse width                         | tRAS   | 55              | 10K  | 65  | 10K  | 75  | 10K  | 85              | 10K  | ns    |        |
| $\overline{\text{CAS}}$ pulse width                         | tCAS   | 13              | 10K  | 15  | 10K  | 20  | 10K  | 25              | 10K  | ns    |        |
| $\overline{\text{RAS}}$ hold time                           | tRSH   | 18              |      | 20  |      | 25  |      | 25              |      | ns    |        |
| $\overline{\text{CAS}}$ hold time                           | tCSH   | 45              |      | 55  |      | 65  |      | 75              |      | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time         | tRAL   | 30              |      | 35  |      | 40  |      | 45              |      | ns    |        |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time | tCWD   | 35              |      | 39  |      | 49  |      | 49              |      | ns    | 7      |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time | tRWD   | 72              |      | 84  |      | 94  |      | 104             |      | ns    | 7      |
| Column address to $\overline{\text{W}}$ delay time          | tAWD   | 47              |      | 54  |      | 64  |      | 69              |      | ns    | 7      |
| Hyper Page mode cycle time                                  | tHPC   | 25              |      | 30  |      | 35  |      | 40              |      | ns    | 15     |
| Hyper page mode read-modify-write cycle time                | tPRWC  | 52              |      | 61  |      | 76  |      | 86              |      | ns    |        |
| $\overline{\text{RAS}}$ pulse width (Hyper page cycle)      | tRASP  | 55              | 200K | 65  | 200K | 75  | 200K | 85              | 200K | ns    |        |
| Access time form $\overline{\text{CAS}}$ precharge          | tCPA   |                 | 33   |     | 40   |     | 45   |                 | 50   | ns    | 3      |
| $\overline{\text{OE}}$ access time                          | tOEA   |                 | 18   |     | 20   |     | 25   |                 | 25   | ns    |        |
| $\overline{\text{OE}}$ to data delay                        | tOED   | 18              |      | 20  |      | 25  |      | 25              |      | ns    |        |
| $\overline{\text{OE}}$ command hold time                    | tOEH   | 18              |      | 20  |      | 25  |      | 25              |      | ns    |        |

Note) \*1 : 5V only, \*2 : 3.3V only


2

## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V)/1 TTL(3.3V) loads and 100pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-modify write cycles.
10. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$  is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13.  $t_{CEZ}(\max)$ ,  $t_{REZ}(\max)$ ,  $t_{OEZ}(\max)$  and  $t_{WEZ}(\max)$  define the time at which the output achives the open circuit condition and are not referenced to output voltage level.
14. If  $\overline{RAS}$  goes high before  $\overline{CAS}$  high going, the open circuit condition of the output is achieved by  $\overline{CAS}$  high going. If  $\overline{CAS}$  goes high before  $\overline{RAS}$  high going, the open circuit condition of the output is achieved by  $\overline{RAS}$  high going.
15.  $t_{ASC} \geq 6ns$ , Assume  $t_T = 2.0ns$ .
16. For all of the refresh modes except for distributed  $\overline{CAS}$ -Before- $\overline{RAS}$  refresh, 1024 cycles of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.(3.3V L-Ver.)
17.  $t_{AR}$ ,  $t_{WCR}$ ,  $t_{DHR}$  are referenced to  $t_{RAD}(\max)$ .



PIN CONFIGURATION (Top Views)



| Pin Name  | Pin Function          |
|-----------|-----------------------|
| A0 - A9   | Address Inputs        |
| DQ0 - 3   | Data In/Out           |
| Vss       | Ground                |
| RAS       | Row Address Strobe    |
| CAS0-CAS3 | Column Address Strobe |
| W         | Read/Write Input      |
| OE        | Data Outputs Enable   |
| Vcc       | Power(+5.0V)          |
| N.C       | No Connection         |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating      | Units |
|---|------------------------------------|-------------|-------|
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -1 to +7.0  | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -1 to +7.0  | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150 | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1           | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50          | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | Min                | Typ | Max                              | Unit |
|--------------------|-----------------|--------------------|-----|----------------------------------|------|
| Supply Voltage     | V <sub>CC</sub> | 4.5                | 5.0 | 5.5                              | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                | V    |
| Input High Voltage | V <sub>IH</sub> | 2.4                | -   | V <sub>CC</sub> +1 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -1.0 <sup>*2</sup> | -   | 0.8                              | V    |

\*1 : V<sub>CC</sub>+2.0V at pulse width ≤ 20ns, Pulse width is measured at V<sub>CC</sub>.

\*2 : - 2.0V at pulse width ≤ 20ns, Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Parameter  | Symbol            | Min | Max | Units |
|--|-------------------|-----|-----|-------|
| Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
| Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                             | I <sub>O(L)</sub> | - 5 | 5   | μA    |
| Output High Voltage Level(I <sub>OH</sub> =-5mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
| Output Low Voltage Level(I <sub>OL</sub> =4.2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Symbol           | Power       | Speed      | Max        | Units    |
|------------------|-------------|------------|------------|----------|
|                  |             |            | KM44C1005C |          |
| I <sub>CC1</sub> | Don't care  | -5         | 85         | mA       |
|                  |             | -6         | 75         |          |
|                  |             | -7         | 65         |          |
| I <sub>CC2</sub> | Don't care  | Don't care | 2          | mA       |
| I <sub>CC3</sub> | Don't care  | -5         | 85         | mA       |
|                  |             | -6         | 75         |          |
|                  |             | -7         | 65         |          |
| I <sub>CC4</sub> | Don't care  | -5         | 85         | mA       |
|                  |             | -6         | 75         |          |
|                  |             | -7         | 65         |          |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 1<br>200   | mA<br>μA |
| I <sub>CC6</sub> | Don't care  | -5         | 85         | mA       |
|                  |             | -6         | 75         |          |
|                  |             | -7         | 65         |          |
| I <sub>CC7</sub> | L           | Don't care | 300        | μA       |

I<sub>CC1</sub>\* : Operating current ( $\overline{RAS}$ ,  $\overline{CAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -only refresh current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : EDO Mode current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @t<sub>HPC</sub>=min.)

I<sub>CC5</sub> : Standby current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V<sub>IH</sub>)=V<sub>CC</sub>-0.2V, Input low voltage(V<sub>IL</sub>)=0.2V,  $\overline{CAS}=0.2V$

DQ0~3 = Don't care, T<sub>RC</sub>=125μs, T<sub>RAS</sub>=T<sub>RAS min</sub>~300 ns

I<sub>CC5</sub> : Self refresh current

$\overline{RAS}=\overline{CAS}=V_{IL}$ ,  $\overline{W}=\overline{OE}=A0 \sim A9 = V_{CC}-0.2V$  or 0.2V,

DQ0 ~ DQ3= V<sub>CC</sub>-0.2V, 0.2V or open

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub> and I<sub>CC6</sub>, address can be changed maximum two times while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one hyper page cycle.



**CAPACITANCE** ( $T_A=25^\circ\text{C}$ ,  $V_{CC}=5\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter  | Symbol    | Min | Max | Unit |
|--|-----------|-----|-----|------|
| Input capacitance [A0 ~ A9]  | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{W}}$ , $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 ~ DQ3]   | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 1,2)

Test condition :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

| Parameter   | Symbol | - 5 |     | - 6 |     | - 7 |     | Units | Notes    |
|---|--------|-----|-----|-----|-----|-----|-----|-------|----------|
|   |        | Min | Max | Min | Max | Min | Max |       |          |
| Random read or write cycle time                                   | tRC    | 84  |     | 104 |     | 124 |     | ns    |          |
| Read-modify-write cycle time                                      | tRWC   | 116 |     | 140 |     | 165 |     | ns    |          |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |     | 50  |     | 60  |     | 70  | ns    | 3,4,10   |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |     | 13  |     | 15  |     | 20  | ns    | 3,4,5,20 |
| Access time from column address                                   | tAA    |     | 25  |     | 30  |     | 35  | ns    | 3,10     |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 3   |     | 3   |     | 3   |     | ns    | 3,20     |
| Output buffer turn-off delay from $\overline{\text{CAS}}$         | tCEZ   | 3   | 13  | 3   | 15  | 3   | 20  | ns    | 6,13,20  |
| Transition time (rise and fall)                                   | tT     | 2   | 50  | 2   | 50  | 2   | 50  | ns    | 2        |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30  |     | 40  |     | 50  |     | ns    |          |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50  | 10K | 60  | 10K | 70  | 10K | ns    |          |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 13  |     | 15  |     | 20  |     | ns    | 18       |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 40  |     | 50  |     | 60  |     | ns    | 19       |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 8   | 10K | 10  | 10K | 15  | 10K | ns    | 11,25    |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20  | 33  | 20  | 43  | 20  | 50  | ns    | 4,18     |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15  | 25  | 15  | 30  | 15  | 35  | ns    | 10       |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5   |     | 5   |     | 5   |     | ns    | 19       |
| Row address set-up time   | tASR   | 0   |     | 0   |     | 0   |     | ns    |          |
| Row address hold time   | tRAH   | 10  |     | 10  |     | 10  |     | ns    |          |
| Column address set-up time  | tASC   | 0   |     | 0   |     | 0   |     | ns    | 18       |
| Column address hold time  | tCAH   | 8   |     | 10  |     | 15  |     | ns    | 18       |
| Column address hold time referenced to $\overline{\text{RAS}}$    | tAR    | 35  |     | 42  |     | 52  |     | ns    | 29       |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25  |     | 30  |     | 35  |     | ns    |          |
| Read command set-up time  | tRCS   | 0   |     | 0   |     | 0   |     | ns    |          |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0   |     | 0   |     | 0   |     | ns    | 8        |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0   |     | 0   |     | 0   |     | ns    | 8        |
| Write command hold time   | tWCH   | 10  |     | 10  |     | 15  |     | ns    |          |
| Write command hold time referenced to $\overline{\text{RAS}}$     | tWCR   | 37  |     | 42  |     | 52  |     | ns    | 29       |
| Write command pulse width   | tWP    | 10  |     | 10  |     | 15  |     | ns    |          |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 13  |     | 15  |     | 20  |     | ns    | 19       |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 8   |     | 10  |     | 15  |     | ns    |          |

2

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , See note 1,2)

Test condition :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{ih}/V_{il}=2.4/0.8\text{V}$ ,  $V_{oh}/V_{ol}=2.0/0.8\text{V}$

| Parameter   | Symbol | - 5 |      | - 6 |      | - 7 |      | Units         | Notes |
|---|--------|-----|------|-----|------|-----|------|---------------|-------|
|   |        | Min | Max  | Min | Max  | Min | Max  |               |       |
| Data set-up time  | tDS    | 0   |      | 0   |      | 0   |      | ns            | 9     |
| Data hold time  | tDH    | 8   |      | 10  |      | 15  |      | ns            | 9     |
| Data hold time referenced to $\overline{\text{RAS}}$  | tDHR   | 35  |      | 42  |      | 52  |      | ns            | 29    |
| Refresh period(Normal)  | tREF   |     | 16   |     | 16   |     | 16   | ms            |       |
| Refresh period(L-ver)   | tREF   |     | 128  |     | 128  |     | 128  | ms            |       |
| Write command set-up time   | tWCS   | 0   |      | 0   |      | 0   |      | ns            | 7,18  |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time   | tCWD   | 30  |      | 34  |      | 44  |      | ns            | 7,18  |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time   | tRWD   | 67  |      | 79  |      | 89  |      | ns            | 7     |
| Column address to $\overline{\text{W}}$ delay time  | tAWD   | 42  |      | 49  |      | 59  |      | ns            | 7     |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time                                   | tCPWD  | 45  |      | 54  |      | 64  |      | ns            |       |
| $\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh) | tCSR   | 5   |      | 5   |      | 5   |      | ns            | 18    |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)   | tCHR   | 10  |      | 10  |      | 15  |      | ns            | 19    |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time                                       | tRPC   | 5   |      | 5   |      | 5   |      | ns            |       |
| $\overline{\text{CAS}}$ precharge time( $\overline{\text{CBR}}$ counter test cycle)                     | tCPT   | 20  |      | 20  |      | 25  |      | ns            |       |
| Access time from $\overline{\text{CAS}}$ precharge  | tCPA   |     | 28   |     | 35   |     | 40   | ns            | 3,20  |
| Hyper Page mode cycle time  | tHPC   | 20  |      | 25  |      | 30  |      | ns            | 15,21 |
| Hyper Page mode read-modify-write cycle time  | tHPRWC | 47  |      | 56  |      | 71  |      | ns            | 21    |
| $\overline{\text{CAS}}$ precharge time (Hyper page cycle)   | tCP    | 8   |      | 10  |      | 10  |      | ns            | 22    |
| $\overline{\text{RAS}}$ pulse width (Hyper page cycle)  | tRASP  | 50  | 200K | 60  | 200K | 70  | 200K | ns            |       |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge                                | tRHCP  | 30  |      | 35  |      | 40  |      | ns            |       |
| $\overline{\text{OE}}$ access time  | tOEA   |     | 13   |     | 15   |     | 20   | ns            | 23    |
| $\overline{\text{OE}}$ to data delay  | tOED   | 13  |      | 15  |      | 20  |      | ns            | 23    |
| Out put buffer turn off delay time from $\overline{\text{OE}}$  | tOEZ   | 3   | 13   | 3   | 15   | 3   | 20   | ns            | 6,13  |
| $\overline{\text{OE}}$ to output in low-Z   | tOLZ   | 3   |      | 3   |      | 3   |      | ns            |       |
| $\overline{\text{OE}}$ command hold time  | tOEH   | 13  |      | 15  |      | 20  |      | ns            |       |
| Output data hold time   | tDOH   | 5   |      | 5   |      | 5   |      | ns            |       |
| Output buffer turn off delay from $\overline{\text{RAS}}$   | tREZ   | 3   | 13   | 3   | 15   | 3   | 20   | ns            | 6,13  |
| Output buffer turn off delay from $\overline{\text{W}}$   | tWEZ   | 3   | 13   | 3   | 15   | 3   | 20   | ns            | 6,13  |
| $\overline{\text{W}}$ to data delay   | tWED   | 15  |      | 15  |      | 20  |      | ns            |       |
| $\overline{\text{OE}}$ to $\overline{\text{CAS}}$ hold time   | tOCH   | 5   |      | 5   |      | 5   |      | ns            |       |
| $\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$   | tCHO   | 5   |      | 5   |      | 5   |      | ns            |       |
| $\overline{\text{OE}}$ precharge time   | tOEP   | 5   |      | 5   |      | 5   |      | ns            |       |
| $\overline{\text{W}}$ pulse width (hyper page cycle)  | tWPE   | 5   |      | 5   |      | 5   |      | ns            |       |
| $\overline{\text{RAS}}$ pulse width ( $\overline{\text{C-B-R}}$ self refresh)                           | tRASS  | 100 |      | 100 |      | 100 |      | $\mu\text{s}$ | 28    |
| $\overline{\text{RAS}}$ precharge time ( $\overline{\text{C-B-R}}$ self refresh)                        | tRPS   | 90  |      | 110 |      | 130 |      | ns            | 28    |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{C-B-R}}$ self refresh)Write                        | tCHS   | -50 |      | -50 |      | -50 |      | ns            | 28    |

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , See note 1,2)

Test condition :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{ih}/V_{il}=2.4/0.8\text{V}$ ,  $V_{oh}/V_{ol}=2.0/0.8\text{V}$

| Parameter                                | Symbol | - 5 |     | - 6 |     | - 7 |     | Units | Notes |
|--|--------|-----|-----|-----|-----|-----|-----|-------|-------|
|  |        | Min | Max | Min | Max | Min | Max |       |       |
| Write command set-up time (Test mode in) | tWTS   | 10  |     | 10  |     | 10  |     | ns    |       |
| Write command hold time (Test mode in)   | tWTH   | 10  |     | 10  |     | 10  |     | ns    |       |
| W to RAS precharge time (C-B-R refresh)  | tWRP   | 10  |     | 10  |     | 10  |     | ns    |       |
| W to RAS hold time (C-B-R refresh)       | tWRH   | 10  |     | 10  |     | 10  |     | ns    |       |
| Hold time CAS low to CAS high            | tCLCH  | 5   |     | 5   |     | 5   |     | ns    | 16,27 |

**TEST MODE CYCLE**

(Note. 11)

| Parameter                                    | Symbol | - 5 |      | - 6 |      | - 7 |      | Units | Notes     |
|--|--------|-----|------|-----|------|-----|------|-------|-----------|
|  |        | Min | Max  | Min | Max  | Min | Max  |       |           |
| Random read or write cycle time              | tRC    | 89  |      | 109 |      | 129 |      | ns    |           |
| Read-modify-write cycle time                 | tRWC   | 121 |      | 145 |      | 170 |      | ns    |           |
| Access time from RAS                         | tRAC   |     | 55   |     | 65   |     | 75   | ns    | 3,4,10,12 |
| Access time from CAS                         | tCAC   |     | 18   |     | 20   |     | 25   | ns    | 3,4,5,12  |
| Access time from column address              | tAA    |     | 30   |     | 35   |     | 40   | ns    | 3,10,12   |
| RAS pulse width                              | tRAS   | 55  | 10K  | 65  | 10K  | 75  | 10K  | ns    |           |
| CAS pulse width                              | tCAS   | 13  | 10K  | 15  | 10K  | 20  | 10K  | ns    |           |
| RAS hold time                                | tRSH   | 18  |      | 20  |      | 25  |      | ns    |           |
| CAS hold time                                | tCSH   | 45  |      | 55  |      | 65  |      | ns    |           |
| Column address to RAS lead time              | tRAL   | 30  |      | 35  |      | 40  |      | ns    |           |
| CAS to W delay time                          | tCWD   | 35  |      | 39  |      | 49  |      | ns    | 7         |
| RAS to W delay time                          | tRWD   | 72  |      | 84  |      | 94  |      | ns    | 7         |
| Column address to W delay time               | tAWD   | 47  |      | 54  |      | 64  |      | ns    | 7         |
| Hyper Page mode cycle time                   | tHPC   | 25  |      | 30  |      | 35  |      | ns    | 15        |
| Hyper page mode read-modify-write cycle time | tPRWC  | 52  |      | 61  |      | 76  |      | ns    |           |
| RAS pulse width (Hyper page cycle)           | tRASP  | 55  | 200K | 65  | 200K | 75  | 200K | ns    |           |
| Access time form CAS precharge               | tCPA   |     | 33   |     | 40   |     | 45   | ns    | 3         |
| OE access time                               | tOEA   |     | 18   |     | 20   |     | 25   | ns    |           |
| OE to data delay                             | tOED   | 18  |      | 20  |      | 25  |      | ns    |           |
| OE command hold time                         | tOEH   | 18  |      | 20  |      | 25  |      | ns    |           |

2

## NOTES

1. An initial pause of 200 $\mu$ s is required after power up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}(\max)$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$  is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13.  $t_{CEZ}(\max)$ ,  $t_{REZ}(\max)$ ,  $t_{OEZ}(\max)$  and  $t_{WEZ}(\max)$  define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. If  $\overline{RAS}$  goes high before  $\overline{CAS}$  high going, the open circuit condition of the output is achieved by  $\overline{CAS}$  high going. If  $\overline{CAS}$  goes high before  $\overline{RAS}$  high going, the open circuit condition of the output is achieved by  $\overline{RAS}$  high going.
15.  $t_{ASC} \geq 6ns$ , Assume  $t_T = 2.0ns$ .
16. In order to hold the address latched by the first  $\overline{CAS}_x$  going low, the parameter  $t_{CLCH}$  must be met.
17. If at least one  $\overline{CAS}$  is low at the falling edge of  $\overline{RAS}$ , DQ will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, all four  $\overline{CAS}$  must be pulsed high for  $t_{CP}$ .
18. The first  $\overline{CAS}_x$  edge to transition low.
19. The last  $\overline{CAS}_x$  edge to transition low.
20. Output parameter is referenced to corresponding  $\overline{CAS}_x$  input.
21. Last rising  $\overline{CAS}_x$  edge to next cycle's last rising  $\overline{CAS}_x$  edge.
22. Last rising  $\overline{CAS}_x$  edge to first falling  $\overline{CAS}_x$  edge.
23. First DQx controlled by the first  $\overline{CAS}_x$  to go low.
24. Last DQx controlled by the first  $\overline{CAS}_x$  to go low.
25. Each  $\overline{CAS}_x$  must meet minimum pulse width.
26. Last  $\overline{CAS}_x$  to go low.
27. The last falling  $\overline{CAS}_x$  edge to the first rising  $\overline{CAS}_x$  edge
28. For all of the refresh modes except for distributed  $\overline{CAS}$ -Before- $\overline{RAS}$  refresh, 1024 cycles of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification. (L-Ver.)
29.  $t_{AR}$ ,  $t_{WCR}$ ,  $t_{DHR}$  are referenced to  $t_{RAD}(\max)$ .

*512K x 8 Bit CMOS Dynamic RAM with Fast Page Mode*

**DESCRIPTION**

This is a family of 524,288 x 8 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage(+5.0V or +3.3V), access time (-5, -6, -7 or -8), power consumption (Normal or Low power) and package type (SOJ or TSOP-II) are optional features of this family.

All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in Low power version.

This 512Kx8 Fast Page Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

It may be used as main memory unit for personal computer and portable machines.



**FEATURES**


- Part Identification
  - KM48C512B/BL (5V, 1K Ref.)
  - KM48V512B/BL (3.3V, 1K Ref.)
- Active power dissipation Unit : mW

| Speed | 3.3V<br>(1K Ref.) | 5V<br>(1K Ref.) |
|-------|-------------------|-----------------|
| -5    | -                 | 470             |
| -6    | 255               | 385             |
| -7    | 235               | 360             |
| -8    | 220               | -               |
- Refresh cycles
 

| Part NO. | Vcc  | Refresh cycle | Refresh period |       |
|----------|------|---------------|----------------|-------|
|          |      |               | Normal         | L     |
| C512B    | 5V   | 1K            | 16ms           | 128ms |
| V512B    | 3.3V |               |                |       |
- Performance range
 



| Speed | tRAC | tCAC | tRC   | tPC  | Remark  |
|-------|------|------|-------|------|---------|
| -5    | 50ns | 15ns | 90ns  | 35ns | 5V      |
| -6    | 60ns | 15ns | 110ns | 40ns | 5V/3.3V |
| -7    | 70ns | 20ns | 130ns | 45ns | 5V/3.3V |
| -8    | 80ns | 20ns | 150ns | 50ns | 3.3V    |
- Fast Page Mode operation
- Byte Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II) packages
- Dual+5V±10% power supply (5V product)
- Dual +3.3V±0.3V power supply (3.3V product)

**FUNCTIONAL BLOCK DIAGRAM**



**SAMSUNG ELECTRONIC CO., LTD.** reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



| Pin Name | Pin Function          | Pin Name | Pin Function       |
|----------|-----------------------|----------|--------------------|
| A0 - A9  | Address Inputs        | W        | Read/Write Input   |
| DQ0 -7   | Data In/Out           | OE       | Data Output Enable |
| Vss      | Ground                | Vcc      | Power (+5V)        |
| RAS      | Row Address Strobe    |          | Power (+3.3V)      |
| CAS      | Column Address Strobe | N.C      | No Connection      |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating       |              | Units |
|---|------------------------------------|--------------|--------------|-------|
|   |                                    | 3.3V         | 5V           |       |
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | -1.0 to +7.0 | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | -1.0 to +7.0 | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | -55 to +150  | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | 1            | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | 50           | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | 3.3V               |     |                                    | 5V                 |     |                                    | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|--------------------|-----|------------------------------------|------|
|                    |                 | Min                | Typ | Max                                | Min                | Typ | Max                                |      |
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | 4.5                | 5.0 | 5.5                                | v    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | 0                  | 0   | 0                                  | v    |
| Input High Voltage | V <sub>IH</sub> | 2.1                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | 2.4                | -   | V <sub>CC</sub> +1.0 <sup>*1</sup> | v    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | -1.0 <sup>*2</sup> | -   | 0.8                                | v    |

\*1 : V<sub>CC</sub>+1.3V/15ns(3.3V), V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>.

\*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

|      | Parameter  | Symbol            | Min | Max | Units |
|------|--|-------------------|-----|-----|-------|
| 3.3V | Input Leakage Current<br>(Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.3V, all other pins not under test=0V)  | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output Leakage Current<br>(Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )  | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-2mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |
| 5V   | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V,<br>(Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V, all other pins not under test=0V) | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output Leakage Current<br>(Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )  | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-5mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =4.2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |



**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Symbol           | Power       | Speed      | Max       |           | Units |
|------------------|-------------|------------|-----------|-----------|-------|
|                  |             |            | KM48V512B | KM48C512B |       |
| I <sub>CC1</sub> | Don't care  | -5         | -         | 85        | mA    |
|                  |             | -6         | 70        | 70        | mA    |
|                  |             | -7         | 65        | 65        | mA    |
|                  |             | -8         | 60        | -         | mA    |
| I <sub>CC2</sub> | Don't care  | Don't care | 1         | 2         | mA    |
| I <sub>CC3</sub> | Don't care  | -5         | -         | 85        | mA    |
|                  |             | -6         | 70        | 70        | mA    |
|                  |             | -7         | 65        | 65        | mA    |
|                  |             | -8         | 60        | -         | mA    |
| I <sub>CC4</sub> | Don't care  | -5         | -         | 65        | mA    |
|                  |             | -6         | 55        | 55        | mA    |
|                  |             | -7         | 50        | 50        | mA    |
|                  |             | -8         | 45        | -         | mA    |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 0.5       | 1         | mA    |
|                  |             |            | 100       | 150       | μA    |
| I <sub>CC6</sub> | Don't care  | -5         | -         | 85        | mA    |
|                  |             | -6         | 70        | 70        | mA    |
|                  |             | -7         | 65        | 65        | mA    |
|                  |             | -8         | 60        | -         | mA    |
| I <sub>CC7</sub> | L           | Don't care | 200       | 300       | μA    |
| I <sub>CCS</sub> | L           | Don't care | 100       | 200       | μA    |

I<sub>CC1</sub>\* : Operating current ( $\overline{RAS}$ ,  $\overline{CAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -only refresh current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Fast Page Mode current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @t<sub>PC</sub>=min.)

I<sub>CC5</sub> : Standby current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V<sub>IH</sub>)=V<sub>CC</sub>-0.2V, Input low voltage(V<sub>IL</sub>)=0.2V,  $\overline{CAS}=0.2V$

D<sub>in</sub> = Don't care, T<sub>RC</sub>=125μs, T<sub>RAS</sub>=T<sub>RAS</sub> min~300 ns

I<sub>CCS</sub> : Self refresh current

$\overline{RAS}=\overline{CAS}=V_{IL}$ ,  $\overline{W}=\overline{OE}=A0 \sim A9 = V_{CC}-0.2V$  or  $0.2V$ ,

DQ0 ~ DQ7= V<sub>CC</sub>-0.2V, 0.2V or open

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one fast page mode cycle time, t<sub>PC</sub>.



**CAPACITANCE** ( $T_A=25^{\circ}\text{C}$ ,  $V_{CC}=5\text{V}$  or  $3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter   | Symbol    | Min | Max | Unit |
|---|-----------|-----|-----|------|
| Input capacitance [A0 ~ A9]   | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , W, $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0~ DQ7]   | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , See note 1,2)

Test condition (5V device) :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.4/0.4\text{V}$

Test condition (3.3V device):  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{IH}/V_{IL}=2.1/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

| Parameter   | Symbol | - 5 <sup>*1</sup> |     | - 6 |     | - 7 |     | - 8 <sup>*2</sup> |     | Units | Notes  |
|---|--------|-------------------|-----|-----|-----|-----|-----|-------------------|-----|-------|--------|
|   |        | Min               | Max | Min | Max | Min | Max | Min               | Max |       |        |
| Random read or write cycle time                                   | tRC    | 90                |     | 110 |     | 130 |     | 150               |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 135               |     | 155 |     | 185 |     | 205               |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |                   | 50  |     | 60  |     | 70  |                   | 80  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |                   | 15  |     | 15  |     | 20  |                   | 20  | ns    | 3,4,5  |
| Access time from column address                                   | tAA    |                   | 25  |     | 30  |     | 35  |                   | 40  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 3      |
| Output buffer turn-off delay                                      | tOFF   | 0                 | 15  | 0   | 15  | 0   | 15  | 0                 | 15  | ns    | 6      |
| Transition time (rise and fall)                                   | tT     | 3                 | 50  | 3   | 50  | 3   | 50  | 3                 | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30                |     | 40  |     | 50  |     | 60                |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50                | 10K | 60  | 10K | 70  | 10K | 80                | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 15                |     | 15  |     | 20  |     | 20                |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 50                |     | 60  |     | 70  |     | 80                |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 15                | 10K | 15  | 10K | 20  | 10K | 20                | 10K | ns    |        |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20                | 35  | 20  | 45  | 20  | 50  | 20                | 60  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15                | 25  | 15  | 30  | 15  | 35  | 15                | 40  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5                 |     | 5   |     | 5   |     | 5                 |     | ns    |        |
| Row address set-up time   | tASR   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Row address hold time   | tRAH   | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Column address set-up time  | tASC   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Column address hold time (5V)                                     | tCAH   | 10                |     | 10  |     | 15  |     | 15                |     | ns    |        |
| Column address hold time (3.3V)                                   | tCAH   | -                 |     | 15  |     | 15  |     | 15                |     | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25                |     | 30  |     | 35  |     | 40                |     | ns    |        |
| Read command set-up time  | tRCS   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 8      |
| Write command set-up time   | tWCS   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 7      |
| Write command hold time   | tWCH   | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Write command pulse width   | tWP    | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 15                |     | 15  |     | 15  |     | 20                |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 15                |     | 15  |     | 15  |     | 20                |     | ns    |        |

Note) \*1 : 50ns product :  $V_{CC}=5\text{V} \pm 5\%$ , Output Loading( $C_L$ )=50pF, \*2 : 3.3V only

**2**

AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 1,2)

| Parameter                                   | Symbol | - 5 <sup>*1</sup> |      | - 6 |      | - 7 |      | - 8 <sup>*2</sup> |      | Units | Notes |
|---|--------|-------------------|------|-----|------|-----|------|-------------------|------|-------|-------|
|   |        | Min               | Max  | Min | Max  | Min | Max  | Min               | Max  |       |       |
| Data set-up time                            | tDS    | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 9     |
| Data hold time (5V)                         | tDH    | 10                |      | 10  |      | 15  |      | 15                |      | ns    | 9     |
| Data hold time (3.3V)                       | tDH    | -                 |      | 15  |      | 15  |      | 15                |      | ns    | 9     |
| Refresh period (Normal)                     | tREF   |                   | 16   |     | 16   |     | 16   |                   | 16   | ms    |       |
| Refresh period (L-ver)                      | tREF   |                   | 128  |     | 128  |     | 128  |                   | 128  | ms    |       |
| CAS to W delay time                         | tCWD   | 40                |      | 40  |      | 50  |      | 50                |      | ns    | 7     |
| RAS to W delay time                         | tRWD   | 75                |      | 85  |      | 95  |      | 105               |      | ns    | 7     |
| Column address to W delay time              | tAWD   | 50                |      | 55  |      | 60  |      | 65                |      | ns    | 7     |
| CAS precharge to W delay time               | tCPWD  | 55                |      | 60  |      | 65  |      | 70                |      | ns    |       |
| CAS set-up time (CAS-before-RAS refresh)    | tCSR   | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| CAS hold time (CAS-before-RAS refresh)      | tCHR   | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| RAS to CAS precharge time                   | tRPC   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| CAS precharge time(CBR counter test cycle)  | tCPT   | 20                |      | 20  |      | 25  |      | 30                |      | ns    |       |
| Access time from CAS precharge              | tCPA   |                   | 30   |     | 35   |     | 40   |                   | 45   | ns    | 3     |
| Fast Page mode cycle time                   | tPC    | 35                |      | 40  |      | 45  |      | 50                |      | ns    |       |
| Fast Page mode read-modify-write cycle time | tPRWC  | 80                |      | 80  |      | 95  |      | 105               |      | ns    |       |
| CAS precharge time (Fast page cycle)        | tCP    | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| RAS pulse width (Fast page cycle)           | tRASP  | 50                | 100K | 60  | 100K | 70  | 100K | 80                | 100K | ns    |       |
| RAS hold time from CAS precharge            | tRHCP  | 30                |      | 35  |      | 40  |      | 45                |      | ns    |       |
| OE access time                              | tOEA   |                   | 15   |     | 15   |     | 20   |                   | 20   | ns    |       |
| OE to data delay                            | tOED   | 15                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Out put buffer turn off delay time from OE  | tOEZ   | 0                 | 15   | 0   | 15   | 0   | 20   | 0                 | 20   | ns    | 6     |
| OE command hold time                        | tOEH   | 15                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| RAS pulse width (C-B-R self refresh)        | tRASS  | 100               |      | 100 |      | 100 |      | 100               |      | μs    | 11    |
| RAS precharge time (C-B-R self refresh)     | tRPS   | 90                |      | 110 |      | 130 |      | 150               |      | ns    | 11    |
| CAS hold time (C-B-R self refresh)          | tCHS   | -50               |      | -50 |      | -50 |      | -50               |      | ns    | 11    |

Note) \*1 : 50ns product : Vcc=5V±5%, Output Loading(CL)=50pF, \*2 : 3.3V only

## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V)/1 TTL(3.3V) loads and 100pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
11. For all of the refresh modes except for distributed  $\overline{CAS}$ -Before- $\overline{RAS}$  refresh, 1024 cycle of burst refresh must be executed within 16ms before and after self refresh in order to meet refresh specification (L-version).

512K x 8 Bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 524,288 x 8 bit Extended Data Out CMOS DRAMs. Extended Data Out offers high speed random access of memory cells within the same row. Power supply voltage (+5.0V or +3.3V), access time (-5, -6, -7 or -8), power consumption (Normal or Low power) and package type (SOJ or TSOP-II) are optional features of this family.

All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in Low power version.

This 512Kx8 Extended Data Out DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

It may be used as main memory unit for personal computer and portable machines.

FEATURES

- Part Identification
  - KM48C514B/BL (5V, 1K Ref.)
  - KM48V514B/BL (3.3V, 1K Ref.)
- Active power dissipation Unit : mW

| Speed | 3.3V<br>(1K Ref.) | 5V<br>(1K Ref.) |
|-------|-------------------|-----------------|
| -5    | -                 | 470             |
| -6    | 255               | 385             |
| -7    | 235               | 360             |
| -8    | 220               | -               |
- Extended Data Out operation
- Byte Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II) packages
- Dual +5V±10% power supply (5V product)
- Dual +3.3V±0.3V power supply (3.3V product)


Refresh cycles

| Part NO. | Vcc  | Refresh cycle | Refresh Period |       |
|----------|------|---------------|----------------|-------|
|          |      |               | Normal         | L     |
| C514B    | 5V   | 1K            | 16ms           | 128ms |
| V514B    | 3.3V |               |                |       |

Performance range


| Speed | tRAC | tCAC | tRC   | tHPC | Remark    |
|-------|------|------|-------|------|-----------|
| -5    | 50ns | 15ns | 84ns  | 20ns | 5V Only   |
| -6    | 60ns | 15ns | 104ns | 25ns | 5V/3.3V   |
| -7    | 70ns | 20ns | 124ns | 30ns | 5V/3.3V   |
| -8    | 80ns | 20ns | 144ns | 35ns | 3.3V Only |

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



2

| Pin Name | Pin Function          | Pin Name | Pin Function       |
|----------|-----------------------|----------|--------------------|
| A0 - A9  | Address Inputs        | W        | Read/Write Input   |
| DQ0 -7   | Data In/Out           | OE       | Data Output Enable |
| Vss      | Ground                | Vcc      | Power (+5V)        |
| RAS      | Row Address Strobe    | Vcc      | Power (+3.3V)      |
| CAS      | Column Address Strobe | N.C      | No Connection      |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating       |              | Units |
|---|------------------------------------|--------------|--------------|-------|
|   |                                    | 3.3V         | 5V           |       |
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | -1.0 to +7.0 | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | -1.0 to +7.0 | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | -55 to +150  | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | 1            | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | 50           | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub> = 0 to 70 °C)

| Parameter          | Symbol          | 3.3V               |     |                                    | 5V                 |     |                                    | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|--------------------|-----|------------------------------------|------|
|                    |                 | Min                | Typ | Max                                | Min                | Typ | Max                                |      |
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | 4.5                | 5.0 | 5.5                                | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | 0                  | 0   | 0                                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.1                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | 2.4                | -   | V <sub>CC</sub> +1.0 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | -1.0 <sup>*2</sup> | -   | 0.8                                | V    |

\*1 : V<sub>CC</sub>+1.3V/15ns(3.3V), V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>.

\*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

|      | Parameter  | Symbol            | Min | Max | Units |
|------|--|-------------------|-----|-----|-------|
| 3.3V | Input Leakage Current<br>(Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.3V, all other pins not under test=0V)   | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output Leakage Current<br>(Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )   | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-2mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |
| 5V   | Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5V,<br>(Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5V, all other pins not under test=0V) | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output Leakage Current<br>(Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )   | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-5mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =4.2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Symbol | Power       | Speed      | Max       |           | Units |
|--------|-------------|------------|-----------|-----------|-------|
|        |             |            | KM48V514B | KM48C514B |       |
| Icc1   | Don't care  | -5         | -         | 85        | mA    |
|        |             | -6         | 70        | 70        | mA    |
|        |             | -7         | 65        | 65        | mA    |
|        |             | -8         | 60        | -         | mA    |
| Icc2   | Don't care  | Don't care | 1         | 2         | mA    |
| Icc3   | Don't care  | -5         | -         | 85        | mA    |
|        |             | -6         | 70        | 70        | mA    |
|        |             | -7         | 65        | 65        | mA    |
|        |             | -8         | 60        | -         | mA    |
| Icc4   | Don't care  | -5         | -         | 65        | mA    |
|        |             | -6         | 55        | 55        | mA    |
|        |             | -7         | 50        | 50        | mA    |
|        |             | -8         | 45        | -         | mA    |
| Icc5   | Normal<br>L | Don't care | 0.5       | 1         | mA    |
|        |             |            | 100       | 150       | µA    |
| Icc6   | Don't care  | -5         | -         | 85        | mA    |
|        |             | -6         | 70        | 70        | mA    |
|        |             | -7         | 65        | 65        | mA    |
|        |             | -8         | 60        | -         | mA    |
| Icc7   | L           | Don't care | 200       | 300       | µA    |
| Icc8   | L           | Don't care | 100       | 200       | µA    |

2

Icc1\* : Operating current (RAS, CAS, Address cycling @tRC=min.)

Icc2 : Standby current (RAS=CAS=W=VIH)

Icc3\* : RAS-only refresh current (CAS=VIH, RAS, Address cycling @tRC=min.)

Icc4\* : Hyper Page Mode current (RAS=VIL, CAS, Address cycling @tHPC=min.)

Icc5 : Standby current (RAS=CAS=W=Vcc-0.2V)

Icc6\* : CAS-before-RAS Refresh current (RAS and CAS cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(VIH)=Vcc-0.2V, Input low voltage(VIL)=0.2V, CAS= 0.2V

Din = Don't care, TRC=125µs, TRAS=TRAS min~300 ns

Icc8 : Self refresh current

RAS=CAS=VIL, W=OE=A0 ~ A9 = Vcc-0.2V or 0.2V,

DQ0 ~ DQ7 = Vcc-0.2V, 0.2V or open

\* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while RAS=VIL. In Icc4, address can be changed maximum once within one hyper page cycle time, tHPC

**CAPACITANCE** ( $T_A=25^\circ\text{C}$ ,  $V_{CC}=5\text{V}$  or  $3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter   | Symbol    | Min | Max | Unit |
|---|-----------|-----|-----|------|
| Input capacitance [A0 ~ A9]   | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , W, $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 ~ DQ7]  | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 1,2)

Test condition (5V device) :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

Test condition (3.3V device) :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{IH}/V_{IL}=2.1/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

| Parameter   | Symbol | - 5 <sup>*1</sup> |     | - 6 |     | - 7 |     | - 8 <sup>*2</sup> |     | Units | Notes  |
|---|--------|-------------------|-----|-----|-----|-----|-----|-------------------|-----|-------|--------|
|   |        | Min               | Max | Min | Max | Min | Max | Min               | Max |       |        |
| Random read or write cycle time                                   | tRC    | 84                |     | 104 |     | 124 |     | 144               |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 116               |     | 140 |     | 165 |     | 190               |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |                   | 50  |     | 60  |     | 70  |                   | 80  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |                   | 17  |     | 17  |     | 20  |                   | 20  | ns    | 3,4,5  |
| Access time from column address                                   | tAA    |                   | 25  |     | 30  |     | 35  |                   | 40  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 3                 |     | 3   |     | 3   |     | 3                 |     | ns    | 3      |
| Output buffer turn-off delay from $\overline{\text{CAS}}$         | tCEZ   | 3                 | 13  | 3   | 15  | 3   | 15  | 3                 | 15  | ns    | 6, 13  |
| Transition time (rise and fall)                                   | tT     | 2                 | 50  | 2   | 50  | 2   | 50  | 2                 | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30                |     | 40  |     | 50  |     | 60                |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50                | 10K | 60  | 10K | 70  | 10K | 80                | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 17                |     | 17  |     | 20  |     | 20                |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 40                |     | 50  |     | 60  |     | 70                |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 8                 | 10K | 10  | 10K | 15  | 10K | 20                | 10K | ns    | 11     |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20                | 33  | 20  | 43  | 20  | 50  | 20                | 60  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15                | 25  | 15  | 30  | 15  | 35  | 15                | 40  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5                 |     | 5   |     | 5   |     | 5                 |     | ns    |        |
| Row address set-up time   | tASR   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Row address hold time   | tRAH   | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Column address set-up time  | tASC   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Column address hold time (5V)                                     | tCAH   | 8                 |     | 10  |     | 15  |     | -                 |     | ns    |        |
| Column address hold time (3.3V)                                   | tCAH   | -                 |     | 15  |     | 15  |     | 15                |     | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25                |     | 30  |     | 35  |     | 40                |     | ns    |        |
| Read command set-up time  | tRCS   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 8      |
| Write command set-up time   | tWCS   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 7      |
| Write command hold time   | tWCH   | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Write command pulse width   | tWP    | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 13                |     | 15  |     | 15  |     | 20                |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 8                 |     | 10  |     | 15  |     | 20                |     | ns    |        |

Note) \*1: 50ns product :  $V_{CC}=5\text{V} \pm 5\%$ , Output Loading( $C_L$ )=50pF, \*2 : 3.3V only



AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 1,2)

| Parameter                                    | Symbol | - 5 <sup>*1</sup> |      | - 6 |      | - 7 |      | - 8 <sup>*2</sup> |      | Units | Notes |
|--|--------|-------------------|------|-----|------|-----|------|-------------------|------|-------|-------|
|  |        | Min               | Max  | Min | Max  | Min | Max  | Min               | Max  |       |       |
| Data set-up time                             | tDS    | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 9     |
| Data hold time (5V)                          | tDH    | 8                 |      | 10  |      | 15  |      | -                 |      | ns    | 9     |
| Data hold time (3.3V)                        | tDH    | -                 |      | 15  |      | 15  |      | 15                |      | ns    |       |
| Refresh period (Normal)                      | tREF   |                   | 16   |     | 16   |     | 16   |                   | 16   | ms    |       |
| Refresh period (L-ver)                       | tREF   |                   | 128  |     | 128  |     | 128  |                   | 128  | ms    |       |
| CAS to W delay time                          | tCWD   | 34                |      | 36  |      | 44  |      | 44                |      | ns    | 7     |
| RAS to W delay time                          | tRWD   | 67                |      | 79  |      | 94  |      | 104               |      | ns    | 7     |
| Column address to W delay time               | tAWD   | 42                |      | 49  |      | 59  |      | 64                |      | ns    | 7     |
| CAS precharge to W delay time                | tCPWD  | 45                |      | 54  |      | 64  |      | 69                |      | ns    |       |
| CAS set-up time (CAS-before-RAS refresh)     | tCSR   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| CAS hold time (CAS-before-RAS refresh)       | tCHR   | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| RAS to CAS precharge time                    | tRPC   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| CAS precharge time (CBR counter test cycle)  | tCPT   | 20                |      | 20  |      | 25  |      | 30                |      | ns    |       |
| Access time from CAS precharge               | tCPA   |                   | 28   |     | 35   |     | 40   |                   | 45   | ns    | 3     |
| Hyper Page mode cycle time                   | tHPC   | 20                |      | 25  |      | 30  |      | 35                |      | ns    | 11    |
| Hyper Page mode read-modify-write cycle time | tHPRWC | 47                |      | 56  |      | 71  |      | 81                |      | ns    | 11    |
| CAS precharge time (Hyper page cycle)        | tCP    | 8                 |      | 10  |      | 10  |      | 10                |      | ns    |       |
| RAS pulse width (Hyper page cycle)           | tRASP  | 50                | 100K | 60  | 100K | 70  | 100K | 80                | 100K | ns    |       |
| RAS hold time from CAS precharge             | tRHCP  | 30                |      | 35  |      | 40  |      | 45                |      | ns    |       |
| OE access time                               | tOEA   |                   | 15   |     | 15   |     | 20   |                   | 20   | ns    | 3     |
| OE to data delay                             | tOED   | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Out put buffer turn off delay time from OE   | tOEZ   | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 6     |
| OE to output in low-Z                        | tOLZ   | 3                 |      | 3   |      | 3   |      | 3                 |      | ns    |       |
| OE command hold time                         | tOEH   | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Output data hold time                        | tDOH   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| Output buffer turn off delay from RAS        | tREZ   | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 6, 13 |
| Output buffer turn off delay from W          | tWEZ   | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 6     |
| W to data delay                              | tWED   | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| OE to CAS hold time                          | tOCH   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| CAS hold time to OE                          | tCHO   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| OE precharge time                            | tOEP   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| W pulse width (hyper page cycle)             | tWPE   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| RAS pulse width (C-B-R self refresh)         | tRASS  | 100               |      | 100 |      | 100 |      | 100               |      | μs    | 12    |
| RAS precharge time (C-B-R self refresh)      | tRPS   | 90                |      | 110 |      | 130 |      | 150               |      | ns    | 12    |
| CAS hold time (C-B-R self refresh)           | tCHS   | -50               |      | -50 |      | -50 |      | -50               |      | ns    | 12    |

Note) \*1: 50ns product : V<sub>cc</sub>=5V±5%, Output Loading(C<sub>L</sub>)=50pF, \*2 : 3.3V only

2

## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V)/1 TTL(3.3V) loads and 100pF.
4. Operation within the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$ ,  $t_{RWD} \geq t_{RWD}(\text{min})$  and  $t_{AWD} \geq t_{AWD}(\text{min})$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled by  $t_{AA}$ .
11.  $t_{ASC} \geq 6\text{ns}$ , Assume  $t_T = 2.0\text{ns}$ .
12. For all of the refresh modes except for distributed  $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  refresh, 1024 cycle of burst refresh must be executed within 8ms before and after self refresh in order to meet refresh specification (L-version).
13. If  $\overline{\text{RAS}}$  goes high before  $\overline{\text{CAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{CAS}}$  high going. If  $\overline{\text{CAS}}$  goes high before  $\overline{\text{RAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{RAS}}$  high going.

*256K x 16 Bit CMOS Dynamic RAM with Fast Page Mode*

**DESCRIPTION**

This is a family of 262,144 x 16 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage (+5.0V or +3.3V), access time (-5, -6, -7 or -8), power consumption (Normal or Low power) and package type (SOJ or TSOP-II) are optional features of this family.

All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in Low power version.

This 256Kx16 Fast Page Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

It may be used as graphic memory unit for microcomputer, personal computer and portable machines.




**FEATURES**

- Part Identification
  - KM416C256B/BL (5V, 512 Ref.)
  - KM416V256B/BL (3.3V, 512 Ref.)
- Active power dissipation Unit : mW


| Speed | 3.3V<br>(512 Ref.) | 5V<br>(512 Ref.) |
|-------|--------------------|------------------|
| -5    | -                  | 605              |
| -6    | 325                | 495              |
| -7    | 290                | 440              |
| -8    | 270                | -                |
- Refresh cycles
- Performance range:
- Fast Page Mode operation
- 2  $\overline{\text{CAS}}$  Byte/Word Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II) packages
- Triple +5V±10% power supply (5V product)
- Triple +3.3V±0.3V power supply (3.3V product)

**FUNCTIONAL BLOCK DIAGRAM**



**SAMSUNG ELECTRONIC CO., LTD.** reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



| Pin Name        | Pin Function                |
|-----------------|-----------------------------|
| A0 - A8         | Address Inputs              |
| DQ0 -15         | Data In/Out                 |
| V <sub>ss</sub> | Ground                      |
| RAS             | Row Address Strobe          |
| UCAS            | Upper Column Address Strobe |
| LCAS            | Lower Column Address Strobe |
| W               | Read/Write Input            |
| OE              | Data Output Enable          |
| V <sub>cc</sub> | Power (+5V)                 |
|                 | Power (+3.3V)               |
| N.C             | No Connection               |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating       |              | Units |
|---|------------------------------------|--------------|--------------|-------|
|   |                                    | 3.3V         | 5V           |       |
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | -1.0 to +7.0 | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | -1.0 to +7.0 | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | -55 to +150  | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | 1            | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | 50           | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | 3.3V               |     |                                    | 5V                 |     |                                    | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|--------------------|-----|------------------------------------|------|
|                    |                 | Min                | Typ | Max                                | Min                | Typ | Max                                |      |
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | 4.5                | 5.0 | 5.5                                | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | 0                  | 0   | 0                                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.1                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | 2.4                | -   | V <sub>CC</sub> +1.0 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | -1.0 <sup>*2</sup> | -   | 0.8                                | V    |

\*1 : V<sub>CC</sub>+1.3V/15ns(3.3V), V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>.

\*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

|      | Parameter  | Symbol            | Min | Max | Units |
|------|--|-------------------|-----|-----|-------|
| 3.3V | Input Leakage Current<br>(Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.3V, all other pins not under test=0V)  | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output Leakage Current<br>(Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )  | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-2mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |
| 5V   | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V,<br>(Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V, all other pins not under test=0V) | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output Leakage Current<br>(Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )  | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-5mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =4.2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Symbol           | Power       | Speed      | Max        |            | Units |
|------------------|-------------|------------|------------|------------|-------|
|                  |             |            | KM416V256B | KM416C256B |       |
| I <sub>CC1</sub> | Don't care  | -5         | -          | 110        | mA    |
|                  |             | -6         | 90         | 90         | mA    |
|                  |             | -7         | 80         | 80         | mA    |
|                  |             | -8         | 75         | -          | mA    |
| I <sub>CC2</sub> | Don't care  | Don't care | 1          | 2          | mA    |
| I <sub>CC3</sub> | Don't care  | -5         | -          | 110        | mA    |
|                  |             | -6         | 90         | 90         | mA    |
|                  |             | -7         | 80         | 80         | mA    |
|                  |             | -8         | 75         | -          | mA    |
| I <sub>CC4</sub> | Don't care  | -5         | -          | 70         | mA    |
|                  |             | -6         | 60         | 60         | mA    |
|                  |             | -7         | 55         | 55         | mA    |
|                  |             | -8         | 50         | -          | mA    |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 0.5        | 1          | mA    |
|                  |             |            | 100        | 150        | μA    |
| I <sub>CC6</sub> | Don't care  | -5         | -          | 110        | mA    |
|                  |             | -6         | 90         | 90         | mA    |
|                  |             | -7         | 80         | 80         | mA    |
|                  |             | -8         | 75         | -          | mA    |
| I <sub>CC7</sub> | L           | Don't care | 200        | 300        | μA    |
| I <sub>CC8</sub> | L           | Don't care | 100        | 200        | μA    |

I<sub>CC1</sub>\* : Operating current (**RAS** , **UCAS** , **LCAS** , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby current (**RAS**=**UCAS**=**LCAS**=**W**=V<sub>IH</sub> )

I<sub>CC3</sub>\* : **RAS**-only refresh current (**UCAS**=**LCAS**=V<sub>IH</sub> , **RAS** , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Fast Page Mode current (**RAS**=V<sub>IL</sub> , **UCAS** or **LCAS** , Address cycling @t<sub>PC</sub>=min.)

I<sub>CC5</sub> : Standby current (**RAS**=**UCAS**=**LCAS**=**W**=V<sub>CC</sub>-0.2V)

I<sub>CC6</sub>\* : **CAS**-before-**RAS** Refresh current (**RAS** , **UCAS** or **LCAS** cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V<sub>IH</sub>)=V<sub>CC</sub>-0.2V, Input low voltage(V<sub>IL</sub>)=0.2V, **UCAS** , **LCAS**= 0.2V

Din = Don't care, T<sub>RC</sub>= 125μs, T<sub>RAS</sub>=T<sub>RASmin</sub>~300 ns

I<sub>CC8</sub> : Self refresh current

**RAS**=**UCAS**=**LCAS**=V<sub>IL</sub> , **W**=**OE**=A0 ~ A8 = V<sub>CC</sub>-0.2V or 0.2V,

DQ0 ~ DQ15= V<sub>CC</sub>-0.2V, 0.2V or open

\* NOTE : I<sub>CC1</sub> , I<sub>CC3</sub> , I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub> , I<sub>CC3</sub> , and I<sub>CC6</sub> , address can be changed maximum once while **RAS**=V<sub>IL</sub>. In I<sub>CC4</sub> , address can be changed maximum once within one fast page mode cycle time, t<sub>PC</sub>.

**CAPACITANCE** ( $T_A=25^\circ\text{C}$ ,  $V_{CC}=5\text{V}$  or  $3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter  | Symbol    | Min | Max | Unit |
|--|-----------|-----|-----|------|
| Input capacitance [A0 - A8]  | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{UCAS}}$ , $\overline{\text{LCAS}}$ , $\overline{\text{W}}$ , $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ15]  | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 1,2)

Test condition (5V device) :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.4/0.4\text{V}$

Test condition (3.3V device) :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{IH}/V_{IL}=2.1/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

| Parameter   | Symbol | - 5 <sup>*1</sup> |     | - 6 |     | - 7 |     | - 8 <sup>*2</sup> |     | Units | Notes  |
|---|--------|-------------------|-----|-----|-----|-----|-----|-------------------|-----|-------|--------|
|   |        | Min               | Max | Min | Max | Min | Max | Min               | Max |       |        |
| Random read or write cycle time                                   | tRC    | 90                |     | 110 |     | 130 |     | 150               |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 135               |     | 155 |     | 185 |     | 205               |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |                   | 50  |     | 60  |     | 70  |                   | 80  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |                   | 15  |     | 15  |     | 20  |                   | 20  | ns    | 3,4,5  |
| Access time from column address                                   | tAA    |                   | 25  |     | 30  |     | 35  |                   | 40  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 3      |
| Output buffer turn-off delay                                      | tOFF   | 0                 | 15  | 0   | 15  | 0   | 15  | 0                 | 15  | ns    | 6      |
| Transition time (rise and fall)                                   | tT     | 3                 | 50  | 3   | 50  | 3   | 50  | 3                 | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30                |     | 40  |     | 50  |     | 60                |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50                | 10K | 60  | 10K | 70  | 10K | 80                | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 15                |     | 15  |     | 20  |     | 20                |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 50                |     | 60  |     | 70  |     | 80                |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 15                | 10K | 15  | 10K | 20  | 10K | 20                | 10K | ns    |        |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20                | 35  | 20  | 45  | 20  | 50  | 20                | 60  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15                | 25  | 15  | 30  | 15  | 35  | 15                | 40  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5                 |     | 5   |     | 5   |     | 5                 |     | ns    |        |
| Row address set-up time   | tASR   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Row address hold time   | tRAH   | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Column address set-up time  | tASC   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 12     |
| Column address hold time (5V)                                     | tCAH   | 10                |     | 10  |     | 15  |     | 15                |     | ns    | 12     |
| Column address hold time (3.3V)                                   | tCAH   | -                 |     | 15  |     | 15  |     | 15                |     | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25                |     | 30  |     | 35  |     | 40                |     | ns    |        |
| Read command set-up time  | tRCS   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 8      |
| Write command set-up time   | tWCS   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Write command hold time   | tWCH   | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Write command pulse width   | tWP    | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 15                |     | 15  |     | 15  |     | 20                |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 15                |     | 15  |     | 15  |     | 20                |     | ns    | 15     |

Note) \*1: 50ns product :  $V_{CC}=5\text{V} \pm 5\%$ , \*2 : 3.3V only

2

AC CHARACTERISTICS (0°C≤T<sub>A</sub>≤70°C, See note 1,2)

| Parameter   | Symbol            | - 5 <sup>1</sup> |      | - 6 |      | - 7 |      | - 8 <sup>2</sup> |      | Units | Notes |
|---|-------------------|------------------|------|-----|------|-----|------|------------------|------|-------|-------|
|   |                   | Min              | Max  | Min | Max  | Min | Max  | Min              | Max  |       |       |
| Data set-up time  | t <sub>DS</sub>   | 0                |      | 0   |      | 0   |      | 0                |      | ns    | 9,18  |
| Data hold time (5V)   | t <sub>DH</sub>   | 10               |      | 10  |      | 15  |      | 15               |      | ns    | 9,18  |
| Data hold time (3.3V)   | t <sub>DH</sub>   | -                |      | 15  |      | 15  |      | 15               |      | ns    | 9,18  |
| Refresh period (Normal)   | t <sub>REF</sub>  |                  | 8    |     | 8    |     | 8    |                  | 8    | ms    |       |
| Refresh period (L-ver)  | t <sub>REF</sub>  |                  | 128  |     | 128  |     | 128  |                  | 128  | ms    |       |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time   | t <sub>CWD</sub>  | 40               |      | 40  |      | 50  |      | 50               |      | ns    | 7,14  |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time   | t <sub>RWD</sub>  | 75               |      | 85  |      | 95  |      | 105              |      | ns    | 7     |
| Column address to $\overline{\text{W}}$ delay time  | t <sub>AWD</sub>  | 50               |      | 55  |      | 60  |      | 65               |      | ns    | 7     |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time                                   | t <sub>CPWD</sub> | 55               |      | 60  |      | 65  |      | 70               |      | ns    |       |
| $\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh) | t <sub>CSR</sub>  | 10               |      | 10  |      | 10  |      | 10               |      | ns    | 16    |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)   | t <sub>CHR</sub>  | 10               |      | 10  |      | 10  |      | 10               |      | ns    | 17    |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time                                       | t <sub>RPC</sub>  | 5                |      | 5   |      | 5   |      | 5                |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time(CBR counter test cycle)  | t <sub>CPT</sub>  | 20               |      | 20  |      | 25  |      | 30               |      | ns    |       |
| Access time from $\overline{\text{CAS}}$ precharge  | t <sub>CPA</sub>  |                  | 30   |     | 35   |     | 40   |                  | 45   | ns    | 3     |
| Fast Page mode cycle time   | t <sub>PC</sub>   | 35               |      | 40  |      | 45  |      | 50               |      | ns    |       |
| Fast Page mode read-modify-write cycle time   | t <sub>PRWC</sub> | 80               |      | 80  |      | 95  |      | 105              |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time (Fast page cycle)  | t <sub>CP</sub>   | 10               |      | 10  |      | 10  |      | 10               |      | ns    | 13    |
| $\overline{\text{RAS}}$ pulse width (Fast page cycle)   | t <sub>RASP</sub> | 50               | 100K | 60  | 100K | 70  | 100K | 80               | 100K | ns    |       |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge                                | t <sub>RHCP</sub> | 30               |      | 35  |      | 40  |      | 45               |      | ns    |       |
| $\overline{\text{OE}}$ access time  | t <sub>OEa</sub>  |                  | 15   |     | 15   |     | 20   |                  | 20   | ns    |       |
| $\overline{\text{OE}}$ to data delay  | t <sub>OEZ</sub>  | 15               |      | 15  |      | 20  |      | 20               |      | ns    |       |
| Out put buffer turn off delay time from $\overline{\text{OE}}$  | t <sub>OEZ</sub>  | 0                | 15   | 0   | 15   | 0   | 20   | 0                | 20   | ns    | 6     |
| $\overline{\text{OE}}$ command hold time  | t <sub>OEH</sub>  | 15               |      | 15  |      | 20  |      | 20               |      | ns    |       |
| $\overline{\text{RAS}}$ pulse width(C-B-R self refresh)   | t <sub>RASS</sub> | 100              |      | 100 |      | 100 |      | 100              |      | μs    | 11    |
| $\overline{\text{RAS}}$ precharge time (C-B-R self refresh)   | t <sub>RPS</sub>  | 90               |      | 110 |      | 130 |      | 150              |      | ns    | 11    |
| $\overline{\text{CAS}}$ hold time (C-B-R self refresh)  | t <sub>CHS</sub>  | -50              |      | -50 |      | -50 |      | -50              |      | ns    | 11    |

Note) \*1: 50ns product : V<sub>cc</sub>=5V±5%, \*2 : 3.3V only



NOTES


1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V)/1 TTL(3.3V) loads and 50pF.
4. Operation within the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$ ,  $t_{RWD} \geq t_{RWD}(\text{min})$  and  $t_{AWD} \geq t_{AWD}(\text{min})$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled by  $t_{AA}$ .

2

KM416C/V256B/BL Truth Table

| $\overline{\text{RAS}}$ | $\overline{\text{CAS}}$ | $\overline{\text{CAS}}$ | $\overline{\text{W}}$ | $\overline{\text{OE}}$ | DQ0 -DQ7 | DQ8 - DQ15 | STATE      |
|-------------------------|-------------------------|-------------------------|-----------------------|------------------------|----------|------------|------------|
| H                       | H                       | H                       | H                     | H                      | Hi-Z     | Hi-Z       | Standby    |
| L                       | H                       | H                       | H                     | H                      | Hi-Z     | Hi-Z       | Refresh    |
| L                       | L                       | H                       | H                     | L                      | DQ-OUT   | Hi-Z       | Byte Read  |
| L                       | H                       | L                       | H                     | L                      | Hi-Z     | DQ-OUT     | Byte Read  |
| L                       | L                       | L                       | H                     | L                      | DQ-OUT   | DQ-OUT     | Word Read  |
| L                       | L                       | H                       | L                     | H                      | DQ-IN    | -          | Byte Write |
| L                       | H                       | L                       | L                     | H                      | -        | DQ-IN      | Byte Write |
| L                       | L                       | L                       | L                     | H                      | DQ-IN    | DQ-IN      | Word Write |
| L                       | L                       | L                       | H                     | H                      | Hi-Z     | Hi-Z       | -          |

11. For all of the refresh modes except for distributed  $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  refresh, 512 cycle of burst refresh must be executed within 8ms before and after self refresh in order to meet refresh specification (L-version).
12. tASC, tCAH are referenced to the earlier  $\overline{\text{CAS}}$  falling edge.
13. tCP is specified from the last  $\overline{\text{CAS}}$  rising edge in the previous cycle to the first  $\overline{\text{CAS}}$  falling edge in the next cycle.
14. tCWD is referenced to the later  $\overline{\text{CAS}}$  falling edge at word read-modify-write cycle.
15. tCWL is specified from  $\overline{\text{W}}$  falling edge to the earlier  $\overline{\text{CAS}}$  rising edge.
16. tCSR is referenced to earlier  $\overline{\text{CAS}}$  falling low before  $\overline{\text{RAS}}$  transition low.
17. tCHR is referenced to the later  $\overline{\text{CAS}}$  rising high after  $\overline{\text{RAS}}$  transition low.



18. tDS, tDH is independently specified for lower byte  $D_{IN}(0\sim7)$ , upper byte  $D_{IN}(8\sim15)$ .

*256K x 16 Bit CMOS Dynamic RAM with Extended Data Out*

**DESCRIPTION**

This is a family of 262,144 x 16 bit Extended Data Out CMOS DRAMs. Extended Data Out offers high speed random access of memory cells within the same row. Power supply voltage (+5.0V or +3.3V), access time (-5, -6, -7 or -8), power consumption (Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family.

All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in Low power version.

This 256Kx16 Extended Data Out DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

It may be used as graphic memory unit for microcomputer, personal computer and portable machines.



**FEATURES**

• Part Identification

- KM416C254B/BL (5V, 512 Ref.)
- KM416V254B/BL (3.3V, 512 Ref.)

• Active power dissipation

Unit : mW

| Speed | 3.3V       | 5V         |
|-------|------------|------------|
|       | (512 Ref.) | (512 Ref.) |
| -5    | -          | 605        |
| -6    | 255        | 495        |
| -7    | 235        | 440        |
| -8    | 220        | -          |

- Extended Data Out operation
- 2  $\overline{\text{CAS}}$  Byte/Word Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II) packages
- Triple +5V±10% power supply (5V product)
- Triple +3.3V±0.3V power supply (3.3V product)


• Refresh cycles

| Part NO. | Vcc  | Refresh cycle | Refresh Period |       |
|----------|------|---------------|----------------|-------|
|          |      |               | Normal         | L     |
| C254B    | 5V   | 512           | 8ms            | 128ms |
| V254B    | 3.3V |               |                |       |

• Performance range

| Speed | tRAC | tCAC | tRC   | tHPC | Remark    |
|-------|------|------|-------|------|-----------|
| -5    | 50ns | 17ns | 84ns  | 20ns | 5V Only   |
| -6    | 60ns | 17ns | 104ns | 25ns | 5V/3.3V   |
| -7    | 70ns | 20ns | 124ns | 30ns | 5V/3.3V   |
| -8    | 80ns | 20ns | 144ns | 35ns | 3.3V Only |


**FUNCTIONAL BLOCK DIAGRAM**



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.


PIN CONFIGURATION (Top Views)

• KM416C/V254BJ



(SOJ)

• KM416C/V254BT



(TSOP(II)-Forward Type)

| Pin Name | Pin Function                |
|----------|-----------------------------|
| A0 - A8  | Address Inputs              |
| DQ0 -15  | Data In/Out                 |
| Vss      | Ground                      |
| RAS      | Row Address Strobe          |
| UCAS     | Upper Column Address Strobe |
| LCAS     | Lower Column Address Strobe |
| W        | Read/Write Input            |
| OE       | Data Output Enable          |
| Vcc      | Power (+5V)                 |
|          | Power (+3.3V)               |
| N.C      | No Connection               |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating       |              | Units |
|---|------------------------------------|--------------|--------------|-------|
|   |                                    | 3.3V         | 5V           |       |
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | -1.0 to +7.0 | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | -1.0 to +7.0 | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | -55 to +150  | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | 1            | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | 50           | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | 3.3V               |     |                                    | 5V                 |     |                                    | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|--------------------|-----|------------------------------------|------|
|                    |                 | Min                | Typ | Max                                | Min                | Typ | Max                                |      |
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | 4.5                | 5.0 | 5.5                                | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | 0                  | 0   | 0                                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.1                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | 2.4                | -   | V <sub>CC</sub> +1.0 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | -1.0 <sup>*2</sup> | -   | 0.8                                | V    |

\*1 : V<sub>CC</sub>+1.3V/15ns(3.3V), V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>.

\*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

|      | Parameter  | Symbol            | Min | Max | Units |
|------|--|-------------------|-----|-----|-------|
| 3.3V | Input Leakage Current<br>(Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.3V, all other pins not under test=0V)  | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output Leakage Current<br>(Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )  | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-2mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |
| 5V   | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V,<br>(Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V, all other pins not under test=0V) | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output Leakage Current<br>(Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )  | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-5mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =4.2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Symbol | Power       | Speed      | Max        |            | Units |
|--------|-------------|------------|------------|------------|-------|
|        |             |            | KM416V254B | KM416C254B |       |
| Icc1   | Don't care  | -5         | -          | 110        | mA    |
|        |             | -6         | 70         | 90         | mA    |
|        |             | -7         | 65         | 80         | mA    |
|        |             | -8         | 60         | -          | mA    |
| Icc2   | Don't care  | Don't care | 1          | 2          | mA    |
| Icc3   | Don't care  | -5         | -          | 110        | mA    |
|        |             | -6         | 70         | 90         | mA    |
|        |             | -7         | 65         | 80         | mA    |
|        |             | -8         | 60         | -          | mA    |
| Icc4   | Don't care  | -5         | -          | 70         | mA    |
|        |             | -6         | 60         | 60         | mA    |
|        |             | -7         | 55         | 50         | mA    |
|        |             | -8         | 50         | -          | mA    |
| Icc5   | Normal<br>L | Don't care | 0.5        | 1          | mA    |
|        |             |            | 100        | 150        | µA    |
| Icc6   | Don't care  | -5         | -          | 110        | mA    |
|        |             | -6         | 70         | 90         | mA    |
|        |             | -7         | 65         | 80         | mA    |
|        |             | -8         | 60         | -          | mA    |
| Icc7   | L           | Don't care | 200        | 300        | µA    |
| Icc8   | L           | Don't care | 100        | 200        | µA    |

Icc1\* : Operating current (**RAS** , **UCAS** , **LCAS** , Address cycling @tRC=min.)

Icc2 : Standby current (**RAS=UCAS=LCAS=W=VIH**)

Icc3\* : **RAS**-only refresh current (**UCAS=LCAS=VIH**, **RAS** , Address cycling @tRC=min.)

Icc4\* : Hyper Page Mode current (**RAS=VIL**, **UCAS** or **LCAS**, Address cycling @tHPC=min.)

Icc5 : Standby current (**RAS=UCAS=LCAS=W=Vcc-0.2V**)

Icc6\* : **CAS**-before-**RAS** Refresh current (**RAS** , **UCAS** or **LCAS** cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(VIH)=Vcc-0.2V, Input low voltage(VIL)=0.2V, **UCAS,LCAS**= 0.2V

Din = Don't care, TRC= 125µs, TRAS=TRASmin~300 ns

Icc8 : Self refresh current

**RAS=UCAS=LCAS=VIL**, **W=OE=A0 ~ A8 = Vcc-0.2V** or 0.2V,

DQ0 ~ DQ15= Vcc-0.2V, 0.2V or open

\* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while **RAS=VIL**. In Icc4, address can be changed maximum once within one hyper page cycle time, tHPC.

**CAPACITANCE** (TA=25°C, Vcc=5V or 3.3V, f=1MHz)

| Parameter  | Symbol           | Min | Max | Unit |
|--|------------------|-----|-----|------|
| Input capacitance [A0 - A8]  | C <sub>IN1</sub> | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{UCAS}}$ , $\overline{\text{LCAS}}$ , W, OE] | C <sub>IN2</sub> | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ15]  | C <sub>DO</sub>  | -   | 7   | pF   |

**AC CHARACTERISTICS** (0°C ≤ TA ≤ 70°C, See note 1,2)

Test condition (5V device) : Vcc=5.0V±10%, V<sub>ih</sub>/V<sub>il</sub>=2.4/0.8V, V<sub>oh</sub>/V<sub>ol</sub>=2.0/0.8V

Test condition (3.3V device) : Vcc=3.3V±0.3V, V<sub>ih</sub>/V<sub>il</sub>=2.1/0.8V, V<sub>oh</sub>/V<sub>ol</sub>=2.0/0.8V

| Parameter   | Symbol            | - 5 <sup>*1</sup> |     | - 6 |     | - 7 |     | - 8 <sup>*2</sup> |     | Units | Notes  |
|---|-------------------|-------------------|-----|-----|-----|-----|-----|-------------------|-----|-------|--------|
|   |                   | Min               | Max | Min | Max | Min | Max | Min               | Max |       |        |
| Random read or write cycle time                                   | t <sub>RC</sub>   | 84                |     | 104 |     | 124 |     | 144               |     | ns    |        |
| Read-modify-write cycle time                                      | t <sub>RWC</sub>  | 116               |     | 140 |     | 165 |     | 190               |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | t <sub>RAC</sub>  |                   | 50  |     | 60  |     | 70  |                   | 80  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | t <sub>CAC</sub>  |                   | 17  |     | 17  |     | 20  |                   | 20  | ns    | 3,4,5  |
| Access time from column address                                   | t <sub>AA</sub>   |                   | 25  |     | 30  |     | 35  |                   | 40  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | t <sub>CLZ</sub>  | 3                 |     | 3   |     | 3   |     | 3                 |     | ns    | 3      |
| Output Buffer turn-off delay from $\overline{\text{CAS}}$         | t <sub>CEZ</sub>  | 3                 | 13  | 3   | 15  | 3   | 20  | 3                 | 20  | ns    | 6, 13  |
| Transition time (rise and fall)                                   | t <sub>T</sub>    | 2                 | 50  | 2   | 50  | 2   | 50  | 2                 | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | t <sub>RP</sub>   | 30                |     | 40  |     | 50  |     | 60                |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | t <sub>RAS</sub>  | 50                | 10K | 60  | 10K | 70  | 10K | 80                | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | t <sub>RSH</sub>  | 17                |     | 17  |     | 20  |     | 20                |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | t <sub>CSH</sub>  | 40                |     | 50  |     | 60  |     | 70                |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | t <sub>CAS</sub>  | 8                 | 10K | 10  | 10K | 15  | 10K | 20                | 10K | ns    |        |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | t <sub>RCD</sub>  | 20                | 33  | 20  | 43  | 20  | 50  | 20                | 60  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | t <sub>RAD</sub>  | 15                | 25  | 15  | 30  | 15  | 35  | 15                | 40  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | t <sub>CRP</sub>  | 5                 |     | 5   |     | 5   |     | 5                 |     | ns    |        |
| Row address set-up time   | t <sub>ASR</sub>  | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Row address hold time   | t <sub>RAH</sub>  | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Column address set-up time  | t <sub>ASC</sub>  | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 14     |
| Column address hold time (5V)                                     | t <sub>CAH</sub>  | 8                 |     | 10  |     | 15  |     | -                 |     | ns    | 14     |
| Column address hold time (3.3V)                                   | t <sub>CAH</sub>  | -                 |     | 15  |     | 15  |     | 15                |     | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time               | t <sub>RAL</sub>  | 25                |     | 30  |     | 35  |     | 40                |     | ns    |        |
| Read command set-up time  | t <sub>RCS</sub>  | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | t <sub>TRCH</sub> | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | t <sub>TRRH</sub> | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 8      |
| Write command set-up time   | t <sub>WCS</sub>  | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 7      |
| Write command hold time   | t <sub>WCH</sub>  | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Write command pulse width   | t <sub>WP</sub>   | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | t <sub>RWL</sub>  | 13                |     | 15  |     | 15  |     | 20                |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | t <sub>CWL</sub>  | 8                 |     | 10  |     | 15  |     | 20                |     | ns    | 17     |

Note) \*1: 50ns product : Vcc=5V±5%, \*2 : 3.3V only

2

AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 1,2)

| Parameter  | Symbol | - 5 <sup>*1</sup> |      | - 6 |      | - 7 |      | - 8 <sup>*2</sup> |      | Units | Notes |
|--|--------|-------------------|------|-----|------|-----|------|-------------------|------|-------|-------|
|  |        | Min               | Max  | Min | Max  | Min | Max  | Min               | Max  |       |       |
| Data set-up time   | tDS    | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 9,20  |
| Data hold time (5V)  | tDH    | 8                 |      | 10  |      | 15  |      | -                 |      | ns    | 9,20  |
| Data hold time (3.3V)  | tDH    | -                 |      | 15  |      | 15  |      | 15                |      | ns    |       |
| Refresh period (Normal)  | tREF   |                   | 8    |     | 8    |     | 8    |                   | 8    | ms    |       |
| Refresh period (L-ver)   | tREF   |                   | 128  |     | 128  |     | 128  |                   | 128  | ms    |       |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time  | tCWD   | 34                |      | 36  |      | 44  |      | 44                |      | ns    | 7,16  |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time  | tRWD   | 67                |      | 79  |      | 94  |      | 104               |      | ns    | 7     |
| Column address to $\overline{\text{W}}$ delay time   | tAWD   | 42                |      | 49  |      | 59  |      | 64                |      | ns    | 7     |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time  | tCPWD  | 45                |      | 54  |      | 64  |      | 69                |      | ns    |       |
| $\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)                      | tCSR   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    | 18    |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)                        | tCHR   | 10                |      | 10  |      | 10  |      | 10                |      | ns    | 19    |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time  | tRPC   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time ( $\overline{\text{CB}}$ counter test cycle)  | tCPT   | 20                |      | 20  |      | 25  |      | 30                |      | ns    |       |
| Access time from $\overline{\text{CAS}}$ precharge   | tCPA   |                   | 28   |     | 35   |     | 40   |                   | 45   | ns    | 3     |
| Hyper Page mode cycle time   | tHPC   | 20                |      | 25  |      | 30  |      | 35                |      | ns    | 11    |
| Hyper Page mode read-modify-write cycle time   | tHPRWC | 47                |      | 56  |      | 71  |      | 81                |      | ns    | 11    |
| $\overline{\text{CAS}}$ precharge time (Hyper page cycle)  | tCP    | 8                 |      | 10  |      | 10  |      | 10                |      | ns    | 15    |
| $\overline{\text{RAS}}$ pulse width (Hyper page cycle)   | tRASP  | 50                | 100K | 60  | 100K | 70  | 100K | 80                | 100K | ns    |       |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge   | tRHCP  | 30                |      | 35  |      | 40  |      | 45                |      | ns    |       |
| $\overline{\text{OE}}$ access time   | tOEA   |                   | 15   |     | 15   |     | 20   |                   | 20   | ns    | 3     |
| $\overline{\text{OE}}$ to data delay   | tOED   | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Output buffer turn off delay time from $\overline{\text{OE}}$  | tOEZ   | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 6     |
| $\overline{\text{OE}}$ command hold time   | tOEH   | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Output data hold time  | tDOH   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| Output buffer turn off delay from $\overline{\text{RAS}}$  | tREZ   | 3                 | 15   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 6,13  |
| Output buffer turn off delay from $\overline{\text{W}}$  | tWEZ   | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 6     |
| $\overline{\text{W}}$ to data delay  | tWED   | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| $\overline{\text{OE}}$ to $\overline{\text{CAS}}$ hold time  | tOCH   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$  | tCHO   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{\text{OE}}$ precharge time  | tOEP   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{\text{W}}$ pulse width (Hyper page cycle)   | tWPE   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{\text{RAS}}$ pulse width ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)    | tRASS  | 100               |      | 100 |      | 100 |      | 100               |      | μs    | 12    |
| $\overline{\text{RAS}}$ precharge time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh) | tRPS   | 90                |      | 110 |      | 130 |      | 150               |      | ns    | 12    |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)      | tCHS   | -50               |      | -50 |      | -50 |      | -50               |      | ns    | 12    |

Note) \*1 : 50ns product : V<sub>cc</sub>=5V±5%, \*2 : 3.3V only



NOTES


1. An initial pause of 200μs is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V)/1 TTL(3.3V) loads and 50pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
11.  $t_{ASC} \geq 6ns$ , Assume  $t_T=2.0ns$ .

2

KM416C/V254B/BL Truth Table

| $\overline{RAS}$ | $\overline{LCAS}$ | $\overline{UCAS}$ | $\overline{W}$ | $\overline{OE}$ | DQ0 -DQ7 | DQ8 - DQ15 | STATE      |
|------------------|-------------------|-------------------|----------------|-----------------|----------|------------|------------|
| H                | H                 | H                 | H              | H               | Hi-Z     | Hi-Z       | Standby    |
| L                | H                 | H                 | H              | H               | Hi-Z     | Hi-Z       | Refresh    |
| L                | L                 | H                 | H              | L               | DQ-OUT   | Hi-Z       | Byte Read  |
| L                | H                 | L                 | H              | L               | Hi-Z     | DQ-OUT     | Byte Read  |
| L                | L                 | L                 | H              | L               | DQ-OUT   | DQ-OUT     | Word Read  |
| L                | L                 | H                 | L              | H               | DQ-IN    | -          | Byte Write |
| L                | H                 | L                 | L              | H               | -        | DQ-IN      | Byte Write |
| L                | L                 | L                 | L              | H               | DQ-IN    | DQ-IN      | Word Write |
| L                | L                 | L                 | H              | H               | Hi-Z     | Hi-Z       | -          |

12. For all of the refresh modes except for distributed  $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  refresh, 512 cycle of burst refresh must be executed within 8ms before and after self refresh in order to meet refresh specification (L-version).
13. If  $\overline{\text{RAS}}$  goes high before  $\overline{\text{CAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{CAS}}$  high going. If  $\overline{\text{CAS}}$  goes high before  $\overline{\text{RAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{RAS}}$  going.
14.  $t_{\text{ASC}}$ ,  $t_{\text{CAH}}$  are referenced to the earlier  $\overline{\text{CAS}}$  falling edge.
15.  $t_{\text{CP}}$  is specified from the last  $\overline{\text{CAS}}$  rising edge in the previous cycle to the first  $\overline{\text{CAS}}$  falling edge in the next cycle.
16.  $t_{\text{CWD}}$  is referenced to the later  $\overline{\text{CAS}}$  falling edge at word read-modify-write cycle.
17.  $t_{\text{CWL}}$  is specified from  $\overline{\text{W}}$  falling edge to the earlier  $\overline{\text{CAS}}$  rising edge
18.  $t_{\text{CSR}}$  is referenced to earlier  $\overline{\text{CAS}}$  falling low before  $\overline{\text{RAS}}$  transition low.
19.  $t_{\text{CHR}}$  is referenced to the later  $\overline{\text{CAS}}$  rising high after  $\overline{\text{RAS}}$  transition low.



20.  $t_{\text{DS}}$ ,  $t_{\text{DH}}$  is independently specified for lower byte  $\text{D}_{\text{IN}}(0\sim7)$ , upper byte  $\text{D}_{\text{IN}}(8\sim15)$ .

512K x 8 Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 524,288 x 8 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage(+5.0V or +3.3V), access time (-5, -6, -7 or -8), power consumption (Normal or Low power) and package type (SOJ or TSOP-II) are optional features of this family.

All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in Low power version.

This 512Kx8 Fast Page Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

It may be used as main memory unit for personal computer and portable machines.



FEATURES

• Part Identification

- KM48C512D/DL (5V, 1K Ref.)
- KM48V512D/DL (3.3V, 1K Ref.)

• Active power dissipation

Unit : mW

| Speed | 3.3V<br>(1K Ref.) | 5V<br>(1K Ref.) |
|-------|-------------------|-----------------|
| -5    | -                 | 470             |
| -6    | 255               | 385             |
| -7    | 235               | 360             |
| -8    | 220               | -               |

- Fast Page Mode operation
- Byte Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II) packages


• Refresh cycles

| Part NO. | Vcc  | Refresh cycle | Refresh period |       |
|----------|------|---------------|----------------|-------|
|          |      |               | Normal         | L     |
| C512D    | 5V   | 1K            | 16ms           | 128ms |
| V512D    | 3.3V |               |                |       |

• Performance range


| Speed | tRAC | tCAC | tRC   | tPC  | Remark  |
|-------|------|------|-------|------|---------|
| -5    | 50ns | 15ns | 90ns  | 35ns | 5V      |
| -6    | 60ns | 15ns | 110ns | 40ns | 5V/3.3V |
| -7    | 70ns | 20ns | 130ns | 45ns | 5V/3.3V |
| -8    | 80ns | 20ns | 150ns | 50ns | 3.3V    |

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



| Pin Name   | Pin Function          |
|------------|-----------------------|
| A0 - A9    | Address Inputs        |
| DQ0 -7     | Data In/Out           |
| Vss        | Ground                |
| RAS        | Row Address Strobe    |
| CAS        | Column Address Strobe |
| $\bar{W}$  | Read/Write Input      |
| $\bar{OE}$ | Data Output Enable    |
| Vcc        | Power (+5V)           |
|            | Power (+3.3V)         |
| N.C        | No Connection         |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating       |              | Units |
|---|------------------------------------|--------------|--------------|-------|
|   |                                    | 3.3V         | 5V           |       |
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | -1.0 to +7.0 | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | -1.0 to +7.0 | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | -55 to +150  | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | 1            | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | 50           | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | 3.3V               |     |                                    | 5V                 |     |                                    | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|--------------------|-----|------------------------------------|------|
|                    |                 | Min                | Typ | Max                                | Min                | Typ | Max                                |      |
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | 4.5                | 5.0 | 5.5                                | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | 0                  | 0   | 0                                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.0                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | 2.4                | -   | V <sub>CC</sub> +1.0 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | -1.0 <sup>*2</sup> | -   | 0.8                                | V    |

\*1 : V<sub>CC</sub>+1.3V/15ns(3.3V), V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>.

\*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

|      | Parameter  | Symbol            | Min | Max | Units |
|------|--|-------------------|-----|-----|-------|
| 3.3V | Input Leakage Current<br>(Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.3V, all other pins not under test=0V)  | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output Leakage Current<br>(Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )  | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-2mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |
| 5V   | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V,<br>(Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V, all other pins not under test=0V) | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output Leakage Current<br>(Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )  | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-5mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =4.2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Symbol           | Power       | Speed      | Max       |           | Units |
|------------------|-------------|------------|-----------|-----------|-------|
|                  |             |            | KM48V512D | KM48C512D |       |
| I <sub>CC1</sub> | Don't care  | -5         | -         | 85        | mA    |
|                  |             | -6         | 70        | 70        |       |
|                  |             | -7         | 65        | 65        |       |
|                  |             | -8         | 60        | -         |       |
| I <sub>CC2</sub> | Don't care  | Don't care | 1         | 2         | mA    |
| I <sub>CC3</sub> | Don't care  | -5         | -         | 85        | mA    |
|                  |             | -6         | 70        | 70        |       |
|                  |             | -7         | 65        | 65        |       |
|                  |             | -8         | 60        | -         |       |
| I <sub>CC4</sub> | Don't care  | -5         | -         | 65        | mA    |
|                  |             | -6         | 55        | 55        |       |
|                  |             | -7         | 50        | 50        |       |
|                  |             | -8         | 45        | -         |       |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 0.5       | 1         | mA    |
|                  |             |            | 100       | 150       |       |
| I <sub>CC6</sub> | Don't care  | -5         | -         | 85        | mA    |
|                  |             | -6         | 70        | 70        |       |
|                  |             | -7         | 65        | 65        |       |
|                  |             | -8         | 60        | -         |       |
| I <sub>CC7</sub> | L           | Don't care | 200       | 300       | μA    |
| I <sub>CCS</sub> | L           | Don't care | 100       | 200       | μA    |

I<sub>CC1</sub>\* : Operating current ( $\overline{RAS}$ ,  $\overline{CAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -only refresh current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Fast Page Mode current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @t<sub>PC</sub>=min.)

I<sub>CC5</sub> : Standby current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V<sub>IH</sub>)=V<sub>CC</sub>-0.2V, Input low voltage(V<sub>IL</sub>)=0.2V,  $\overline{CAS}=0.2V$

D<sub>in</sub> = Don't care, T<sub>RC</sub>=125μs, T<sub>RA</sub>S=T<sub>RA</sub>S min~300 ns

I<sub>CCS</sub> : Self refresh current

$\overline{RAS}=\overline{CAS}=V_{IL}$ ,  $\overline{W}=\overline{OE}=A0 \sim A9 = V_{CC}-0.2V$  or  $0.2V$ ,

DQ0 ~ DQ7= V<sub>CC</sub>-0.2V, 0.2V or open

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one fast page mode cycle time, t<sub>PC</sub>.

**CAPACITANCE** ( $T_A=25^{\circ}\text{C}$ ,  $V_{CC}=5\text{V}$  or  $3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter   | Symbol    | Min | Max | Unit |
|---|-----------|-----|-----|------|
| Input capacitance [A0 ~ A9]   | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , W, $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0~ DQ7]   | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , See note 1,2)

Test condition (5V device) :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.4/0.4\text{V}$

Test condition (3.3V device):  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{IH}/V_{IL}=2.0/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

| Parameter   | Symbol | - 5 <sup>*1</sup> |     | - 6 |     | - 7 |     | - 8 <sup>*2</sup> |     | Units | Notes  |
|---|--------|-------------------|-----|-----|-----|-----|-----|-------------------|-----|-------|--------|
|   |        | Min               | Max | Min | Max | Min | Max | Min               | Max |       |        |
| Random read or write cycle time                                   | tRC    | 90                |     | 110 |     | 130 |     | 150               |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 135               |     | 155 |     | 185 |     | 205               |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |                   | 50  |     | 60  |     | 70  |                   | 80  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |                   | 15  |     | 15  |     | 20  |                   | 20  | ns    | 3,4,5  |
| Access time from column address                                   | tAA    |                   | 25  |     | 30  |     | 35  |                   | 40  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 3      |
| Output buffer turn-off delay                                      | tOFF   | 0                 | 15  | 0   | 15  | 0   | 15  | 0                 | 15  | ns    | 6      |
| Transition time (rise and fall)                                   | tT     | 3                 | 50  | 3   | 50  | 3   | 50  | 3                 | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30                |     | 40  |     | 50  |     | 60                |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50                | 10K | 60  | 10K | 70  | 10K | 80                | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 15                |     | 15  |     | 20  |     | 20                |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 50                |     | 60  |     | 70  |     | 80                |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 15                | 10K | 15  | 10K | 20  | 10K | 20                | 10K | ns    |        |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20                | 35  | 20  | 45  | 20  | 50  | 20                | 60  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15                | 25  | 15  | 30  | 15  | 35  | 15                | 40  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5                 |     | 5   |     | 5   |     | 5                 |     | ns    |        |
| Row address set-up time   | tASR   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Row address hold time   | tRAH   | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Column address set-up time  | tASC   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Column address hold time (5V)                                     | tCAH   | 10                |     | 10  |     | 15  |     | 15                |     | ns    |        |
| Column address hold time (3.3V)                                   | tCAH   | -                 |     | 15  |     | 15  |     | 15                |     | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25                |     | 30  |     | 35  |     | 40                |     | ns    |        |
| Read command set-up time  | tRCS   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 8      |
| Write command set-up time   | tWCS   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 7      |
| Write command hold time   | tWCH   | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Write command pulse width   | tWP    | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 15                |     | 15  |     | 15  |     | 20                |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 15                |     | 15  |     | 15  |     | 20                |     | ns    |        |

Note) \*1 : 5V only , \*2 : 3.3V only

2

AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 1,2)

| Parameter                                   | Symbol            | - 5 <sup>*1</sup> |      | - 6 |      | - 7 |      | - 8 <sup>*2</sup> |      | Units | Notes |
|---|-------------------|-------------------|------|-----|------|-----|------|-------------------|------|-------|-------|
|   |                   | Min               | Max  | Min | Max  | Min | Max  | Min               | Max  |       |       |
| Data set-up time                            | t <sub>DS</sub>   | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 9     |
| Data hold time (5V)                         | t <sub>DH</sub>   | 10                |      | 10  |      | 15  |      | -                 |      | ns    | 9     |
| Data hold time (3.3V)                       | t <sub>DH</sub>   | -                 |      | 15  |      | 15  |      | 15                |      | ns    | 9     |
| Refresh period (Normal)                     | t <sub>REF</sub>  |                   | 16   |     | 16   |     | 16   |                   | 16   | ms    |       |
| Refresh period (L-ver)                      | t <sub>REF</sub>  |                   | 128  |     | 128  |     | 128  |                   | 128  | ms    |       |
| CAS to W delay time                         | t <sub>CWD</sub>  | 40                |      | 40  |      | 50  |      | 50                |      | ns    | 7     |
| RAS to W delay time                         | t <sub>RWD</sub>  | 75                |      | 85  |      | 95  |      | 105               |      | ns    | 7     |
| Column address to W delay time              | t <sub>AWD</sub>  | 50                |      | 55  |      | 60  |      | 65                |      | ns    | 7     |
| CAS precharge to W delay time               | t <sub>CPWD</sub> | 55                |      | 60  |      | 65  |      | 70                |      | ns    |       |
| CAS set-up time (CAS-before-RAS refresh)    | t <sub>CSR</sub>  | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| CAS hold time (CAS-before-RAS refresh)      | t <sub>CHR</sub>  | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| RAS to CAS precharge time                   | t <sub>RPC</sub>  | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| CAS precharge time (CBR counter test cycle) | t <sub>CPT</sub>  | 20                |      | 20  |      | 25  |      | 30                |      | ns    |       |
| Access time from CAS precharge              | t <sub>CPA</sub>  |                   | 30   |     | 35   |     | 40   |                   | 45   | ns    | 3     |
| Fast Page mode cycle time                   | t <sub>PC</sub>   | 35                |      | 40  |      | 45  |      | 50                |      | ns    |       |
| Fast Page mode read-modify-write cycle time | t <sub>PRWC</sub> | 80                |      | 80  |      | 95  |      | 105               |      | ns    |       |
| CAS precharge time (Fast page cycle)        | t <sub>CP</sub>   | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| RAS pulse width (Fast page cycle)           | t <sub>RASP</sub> | 50                | 100K | 60  | 100K | 70  | 100K | 80                | 100K | ns    |       |
| RAS hold time from CAS precharge            | t <sub>RHCP</sub> | 30                |      | 35  |      | 40  |      | 45                |      | ns    |       |
| OE access time                              | t <sub>OEa</sub>  |                   | 15   |     | 15   |     | 20   |                   | 20   | ns    |       |
| OE to data delay                            | t <sub>OEED</sub> | 15                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Out put buffer turn off delay time from OE  | t <sub>OEZ</sub>  | 0                 | 15   | 0   | 15   | 0   | 20   | 0                 | 20   | ns    | 6     |
| OE command hold time                        | t <sub>OEH</sub>  | 15                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| RAS pulse width (C-B-R self refresh)        | t <sub>RASS</sub> | 100               |      | 100 |      | 100 |      | 100               |      | μs    | 11    |
| RAS precharge time (C-B-R self refresh)     | t <sub>RPS</sub>  | 90                |      | 110 |      | 130 |      | 150               |      | ns    | 11    |
| CAS hold time (C-B-R self refresh)          | t <sub>CHS</sub>  | -50               |      | -50 |      | -50 |      | -50               |      | ns    | 11    |

Note) \*1 : 5V only , \*2 : 3.3V only



## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V)/1 TTL(3.3V) loads and 100pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
11. For all of the refresh modes except for distributed  $\overline{CAS}$ -Before- $\overline{RAS}$  refresh, 1024 cycle of burst refresh must be executed within 16ms before and after self refresh in order to meet refresh specification (L-version).

*512K x 8 Bit CMOS Dynamic RAM with Extended Data Out*

**DESCRIPTION**

This is a family of 524,288 x 8 bit Extended Data Out CMOS DRAMs. Extended Data Out offers high speed random access of memory cells within the same row. Power supply voltage (+5.0V or +3.3V), access time (-5, -6, -7 or -8), power consumption (Normal or Low power) and package type (SOJ or TSOP-II) are optional features of this family.

All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in Low power version.

This 512Kx8 Extended Data Out DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

It may be used as main memory unit for personal computer and portable machines.

**FEATURES**

• Part Identification

- KM48C514D/DL (5V, 1K Ref.)
- KM48V514D/DL (3.3V, 1K Ref.)

• Active power dissipation

Unit : mW

| Speed | 3.3V<br>(1K Ref.) | 5V<br>(1K Ref.) |
|-------|-------------------|-----------------|
|       | -5                | -               |
| -6    | 255               | 385             |
| -7    | 235               | 360             |
| -8    | 220               | -               |

- Extended Data Out operation
- Byte Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II) packages
- Dual +5V±10% power supply (5V product)
- Dual +3.3V±0.3V power supply (3.3V product)


• Refresh cycles

| Part NO. | Vcc  | Refresh cycle | Refresh Period |       |
|----------|------|---------------|----------------|-------|
|          |      |               | Normal         | L     |
| C514D    | 5V   | 1K            | 16ms           | 128ms |
| V514D    | 3.3V |               |                |       |

• Performance range


| Speed | tRAC | tCAC | tRC   | tHPC | Remark    |
|-------|------|------|-------|------|-----------|
| -5    | 50ns | 15ns | 84ns  | 20ns | 5V Only   |
| -6    | 60ns | 15ns | 104ns | 25ns | 5V/3.3V   |
| -7    | 70ns | 20ns | 124ns | 30ns | 5V/3.3V   |
| -8    | 80ns | 20ns | 144ns | 35ns | 3.3V Only |

**FUNCTIONAL BLOCK DIAGRAM**



**SAMSUNG ELECTRONIC CO., LTD.** reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



2

| Pin Name  | Pin Function          |
|-----------|-----------------------|
| A0 - A9   | Address Inputs        |
| DQ0 -7    | Data In/Out           |
| Vss       | Ground                |
| RAS       | Row Address Strobe    |
| CAS       | Column Address Strobe |
| $\bar{W}$ | Read/Write Input      |
| OE        | Data Output Enable    |
| Vcc       | Power (+5V)           |
|           | Power (+3.3V)         |
| N.C       | No Connection         |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating       |              | Units |
|---|------------------------------------|--------------|--------------|-------|
|   |                                    | 3.3V         | 5V           |       |
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | -1.0 to +7.0 | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | -1.0 to +7.0 | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | -55 to +150  | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | 1            | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | 50           | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | 3.3V               |     |                                    | 5V                 |     |                                    | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|--------------------|-----|------------------------------------|------|
|                    |                 | Min                | Typ | Max                                | Min                | Typ | Max                                |      |
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | 4.5                | 5.0 | 5.5                                | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | 0                  | 0   | 0                                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.0                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | 2.4                | -   | V <sub>CC</sub> +1.0 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | -1.0 <sup>*2</sup> | -   | 0.8                                | V    |

\*1 : V<sub>CC</sub>+1.3V/15ns(3.3V), V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>.

\*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

|      | Parameter  | Symbol            | Min | Max | Units |
|------|--|-------------------|-----|-----|-------|
| 3.3V | Input Leakage Current<br>(Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.3V, all other pins not under test=0V)   | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output Leakage Current<br>(Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )   | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-2mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |
| 5V   | Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5V,<br>(Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5V, all other pins not under test=0V) | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output Leakage Current<br>(Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )   | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-5mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =4.2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Symbol           | Power       | Speed      | Max       |           | Units |
|------------------|-------------|------------|-----------|-----------|-------|
|                  |             |            | KM48V514D | KM48C514D |       |
| I <sub>CC1</sub> | Don't care  | -5         | -         | 85        | mA    |
|                  |             | -6         | 70        | 70        | mA    |
|                  |             | -7         | 65        | 65        | mA    |
|                  |             | -8         | 60        | -         | mA    |
| I <sub>CC2</sub> | Don't care  | Don't care | 1         | 2         | mA    |
| I <sub>CC3</sub> | Don't care  | -5         | -         | 85        | mA    |
|                  |             | -6         | 70        | 70        | mA    |
|                  |             | -7         | 65        | 65        | mA    |
|                  |             | -8         | 60        | -         | mA    |
| I <sub>CC4</sub> | Don't care  | -5         | -         | 65        | mA    |
|                  |             | -6         | 55        | 55        | mA    |
|                  |             | -7         | 50        | 50        | mA    |
|                  |             | -8         | 45        | -         | mA    |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 0.5       | 1         | mA    |
|                  |             |            | 100       | 150       | μA    |
| I <sub>CC6</sub> | Don't care  | -5         | -         | 85        | mA    |
|                  |             | -6         | 70        | 70        | mA    |
|                  |             | -7         | 65        | 65        | mA    |
|                  |             | -8         | 60        | -         | mA    |
| I <sub>CC7</sub> | L           | Don't care | 200       | 300       | μA    |
| I <sub>CC8</sub> | L           | Don't care | 100       | 200       | μA    |

2

I<sub>CC1</sub>\* : Operating current ( $\overline{RAS}$ ,  $\overline{CAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -only refresh current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Hyper Page Mode current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @t<sub>HPC</sub>=min.)

I<sub>CC5</sub> : Standby current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V<sub>IH</sub>)=V<sub>CC</sub>-0.2V, Input low voltage(V<sub>IL</sub>)=0.2V,  $\overline{CAS}$ = 0.2V

D<sub>in</sub> = Don't care, T<sub>RC</sub>=125μs, T<sub>RA8</sub>=T<sub>RA8</sub> min~300 ns

I<sub>CC8</sub> : Self refresh current

$\overline{RAS}=\overline{CAS}=V_{IL}$ ,  $\overline{W}=\overline{OE}=A0 \sim A9 = V_{CC}-0.2V$  or 0.2V,

DQ0 ~ DQ7 = V<sub>CC</sub>-0.2V, 0.2V or open

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one hyper page cycle time, t<sub>HPC</sub>

**CAPACITANCE** ( $T_A=25^\circ\text{C}$ ,  $V_{CC}=5\text{V}$  or  $3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter  | Symbol    | Min | Max | Unit |
|--|-----------|-----|-----|------|
| Input capacitance [A0 ~ A9]  | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{W}}$ , $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 ~ DQ7]   | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 1,2)

 Test condition (5V device) :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$ 

 Test condition (3.3V device) :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{IH}/V_{IL}=2.0/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$ 

| Parameter   | Symbol | - 5 <sup>*1</sup> |     | - 6 |     | - 7 |     | - 8 <sup>*2</sup> |     | Units | Notes  |
|---|--------|-------------------|-----|-----|-----|-----|-----|-------------------|-----|-------|--------|
|   |        | Min               | Max | Min | Max | Min | Max | Min               | Max |       |        |
| Random read or write cycle time                                   | tRC    | 84                |     | 104 |     | 124 |     | 144               |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 116               |     | 140 |     | 165 |     | 190               |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |                   | 50  |     | 60  |     | 70  |                   | 80  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |                   | 15  |     | 15  |     | 20  |                   | 20  | ns    | 3,4,5  |
| Access time from column address                                   | tAA    |                   | 25  |     | 30  |     | 35  |                   | 40  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 3                 |     | 3   |     | 3   |     | 3                 |     | ns    | 3      |
| Output buffer turn-off delay from $\overline{\text{CAS}}$         | tCEZ   | 3                 | 13  | 3   | 15  | 3   | 15  | 3                 | 15  | ns    | 6, 13  |
| Transition time (rise and fall)                                   | tT     | 2                 | 50  | 2   | 50  | 2   | 50  | 2                 | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30                |     | 40  |     | 50  |     | 60                |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50                | 10K | 60  | 10K | 70  | 10K | 80                | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 15                |     | 15  |     | 20  |     | 20                |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 40                |     | 50  |     | 60  |     | 70                |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 8                 | 10K | 10  | 10K | 15  | 10K | 20                | 10K | ns    | 11     |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20                | 35  | 20  | 45  | 20  | 50  | 20                | 60  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15                | 25  | 15  | 30  | 15  | 35  | 15                | 40  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5                 |     | 5   |     | 5   |     | 5                 |     | ns    |        |
| Row address set-up time   | tASR   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Row address hold time   | tRAH   | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Column address set-up time  | tASC   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Column address hold time (5V)                                     | tCAH   | 8                 |     | 10  |     | 15  |     | -                 |     | ns    |        |
| Column address hold time (3.3V)                                   | tCAH   | -                 |     | 15  |     | 15  |     | 15                |     | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25                |     | 30  |     | 35  |     | 40                |     | ns    |        |
| Read command set-up time  | tRCS   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 8      |
| Write command set-up time   | tWCS   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 7      |
| Write command hold time   | tWCH   | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Write command pulse width   | tWP    | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 13                |     | 15  |     | 15  |     | 20                |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 8                 |     | 10  |     | 15  |     | 20                |     | ns    |        |

Note) \*1 : 5V only , \*2 : 3.3V only

AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 1,2)

| Parameter                                    | Symbol | - 5 <sup>*1</sup> |      | - 6 |      | - 7 |      | - 8 <sup>*2</sup> |      | Units | Notes |
|--|--------|-------------------|------|-----|------|-----|------|-------------------|------|-------|-------|
|  |        | Min               | Max  | Min | Max  | Min | Max  | Min               | Max  |       |       |
| Data set-up time                             | tDS    | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 9     |
| Data hold time (5V)                          | tDH    | 8                 |      | 10  |      | 15  |      | -                 |      | ns    | 9     |
| Data hold time (3.3V)                        | tDH    | -                 |      | 15  |      | 15  |      | 15                |      | ns    |       |
| Refresh period (Normal)                      | tREF   |                   | 16   |     | 16   |     | 16   |                   | 16   | ms    |       |
| Refresh period (L-ver)                       | tREF   |                   | 128  |     | 128  |     | 128  |                   | 128  | ms    |       |
| CAS to W̄ delay time                         | tCWD   | 34                |      | 36  |      | 44  |      | 44                |      | ns    | 7     |
| RAS to W̄ delay time                         | tRWD   | 67                |      | 79  |      | 94  |      | 104               |      | ns    | 7     |
| Column address to W̄ delay time              | tAWD   | 42                |      | 49  |      | 59  |      | 64                |      | ns    | 7     |
| CAS precharge to W̄ delay time               | tCPWD  | 45                |      | 54  |      | 64  |      | 69                |      | ns    |       |
| CAS set-up time (CAS-before-RAS refresh)     | tCSR   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| CAS hold time (CAS-before-RAS refresh)       | tCHR   | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| RAS to CAS precharge time                    | tRPC   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| CAS precharge time (C̄BR counter test cycle) | tCPT   | 20                |      | 20  |      | 25  |      | 30                |      | ns    |       |
| Access time from C̄AS precharge              | tCPA   |                   | 28   |     | 35   |     | 40   |                   | 45   | ns    | 3     |
| Hyper Page mode cycle time                   | tHPC   | 20                |      | 25  |      | 30  |      | 35                |      | ns    | 11    |
| Hyper Page mode read-modify-write cycle time | tHPRWC | 47                |      | 56  |      | 71  |      | 81                |      | ns    | 11    |
| CAS precharge time (Hyper page cycle)        | tCP    | 8                 |      | 10  |      | 10  |      | 10                |      | ns    |       |
| RAS pulse width (Hyper page cycle)           | tRASP  | 50                | 100K | 60  | 100K | 70  | 100K | 80                | 100K | ns    |       |
| RAS hold time from CAS precharge             | tRHCP  | 30                |      | 35  |      | 40  |      | 45                |      | ns    |       |
| OE access time                               | tOEA   |                   | 15   |     | 15   |     | 20   |                   | 20   | ns    | 3     |
| OE to data delay                             | tOED   | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Out put buffer turn off delay time from OE   | tOEZ   | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 6     |
| OE to output in low-Z                        | tOLZ   | 3                 |      | 3   |      | 3   |      | 3                 |      | ns    |       |
| OE command hold time                         | tOEH   | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Output data hold time                        | tDOH   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| Output buffer turn off delay from RAS        | tREZ   | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 6, 13 |
| Output buffer turn off delay from W̄         | tWEZ   | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 6     |
| W̄ to data delay                             | tWED   | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| OE to C̄AS hold time                         | tOCH   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| CAS hold time to OE                          | tCHO   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| OE precharge time                            | tOEP   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| W̄ pulse width (hyper page cycle)            | tWPE   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| RAS pulse width (C̄-B-R̄ self refresh)       | tRASS  | 100               |      | 100 |      | 100 |      | 100               |      | μs    | 12    |
| RAS precharge time (C̄-B-R̄ self refresh)    | tRPS   | 90                |      | 110 |      | 130 |      | 150               |      | ns    | 12    |
| CAS hold time (C̄-B-R̄ self refresh)         | tCHS   | -50               |      | -50 |      | -50 |      | -50               |      | ns    | 12    |

Note) \*1 : 5V only , \*2 : 3.3V only

2

## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V)/1 TTL(3.3V) loads and 100pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
11.  $t_{ASC} \geq 6ns$ , Assume  $t_T = 2.0ns$ .
12. For all of the refresh modes except for distributed  $\overline{CAS}$ -Before- $\overline{RAS}$  refresh, 1024 cycle of burst refresh must be executed within 8ms before and after self refresh in order to meet refresh specification (L-version).
13. If  $\overline{RAS}$  goes high before  $\overline{CAS}$  high going, the open circuit condition of the output is achieved by  $\overline{CAS}$  high going. If  $\overline{CAS}$  goes high before  $\overline{RAS}$  high going, the open circuit condition of the output is achieved by  $\overline{RAS}$  high going.



256K x 16 Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 262,144 x 16 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage (+5.0V or +3.3V), access time (-5, -6, -7 or -8), power consumption (Normal or Low power) and package type (SOJ or TSOP-II) are optional features of this family.

All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in Low power version.

This 256Kx16 Fast Page Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

It may be used as graphic memory unit for microcomputer, personal computer and portable machines.



FEATURES

• Part Identification

- KM416C256D/DL (5V, 512 Ref.)
- KM416V256D/DL (3.3V, 512 Ref.)

• Active power dissipation

Unit : mW

| Speed | 3.3V       | 5V         |
|-------|------------|------------|
|       | (512 Ref.) | (512 Ref.) |
| -5    | -          | 605        |
| -6    | 325        | 495        |
| -7    | 290        | 440        |
| -8    | 270        | -          |

- Fast Page Mode operation
- 2  $\overline{\text{CAS}}$  Byte/Word Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II) packages


• Refresh cycles

| Part NO. | Vcc  | Refresh cycle | Refresh period |       |
|----------|------|---------------|----------------|-------|
|          |      |               | Normal         | L     |
| C256B    | 5V   | 512           | 8ms            | 128ms |
| V256B    | 3.3V |               |                |       |

• Performance range:


| Speed | tRAC | tCAC | tRC   | tPC  | Remark  |
|-------|------|------|-------|------|---------|
| -5    | 50ns | 15ns | 90ns  | 35ns | 5V      |
| -6    | 60ns | 15ns | 110ns | 40ns | 5V/3.3V |
| -7    | 70ns | 20ns | 130ns | 45ns | 5V/3.3V |
| -8    | 80ns | 20ns | 150ns | 50ns | 3.3V    |

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



| Pin Name | Pin Function                |
|----------|-----------------------------|
| A0 - A8  | Address Inputs              |
| DQ0 -15  | Data In/Out                 |
| Vss      | Ground                      |
| RAS      | Row Address Strobe          |
| UCAS     | Upper Column Address Strobe |
| LCAS     | Lower Column Address Strobe |
| W        | Read/Write Input            |
| OE       | Data Output Enable          |
| Vcc      | Power (+5V)                 |
|          | Power (+3.3V)               |
| N.C      | No Connection               |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating       |              | Units |
|---|------------------------------------|--------------|--------------|-------|
|   |                                    | 3.3V         | 5V           |       |
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | -1.0 to +7.0 | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | -1.0 to +7.0 | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | -55 to +150  | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | 1            | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | 50           | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | 3.3V               |     |                                    | 5V                 |     |                                    | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|--------------------|-----|------------------------------------|------|
|                    |                 | Min                | Typ | Max                                | Min                | Typ | Max                                |      |
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | 4.5                | 5.0 | 5.5                                | v    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | 0                  | 0   | 0                                  | v    |
| Input High Voltage | V <sub>IH</sub> | 2.0                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | 2.4                | -   | V <sub>CC</sub> +1.0 <sup>*1</sup> | v    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | -1.0 <sup>*2</sup> | -   | 0.8                                | v    |

\*1 : V<sub>CC</sub>+1.3V/15ns(3.3V), V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>.

\*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

|      | Parameter  | Symbol            | Min | Max | Units |
|------|--|-------------------|-----|-----|-------|
| 3.3V | Input Leakage Current<br>(Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.3V, all other pins not under test=0V)  | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output Leakage Current<br>(Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )  | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-2mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |
| 5V   | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V,<br>(Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V, all other pins not under test=0V) | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output Leakage Current<br>(Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )  | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-5mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =4.2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Symbol | Power       | Speed      | Max        |            | Units |
|--------|-------------|------------|------------|------------|-------|
|        |             |            | KM416V256D | KM416C256D |       |
| Icc1   | Don't care  | -5         | -          | 110        | mA    |
|        |             | -6         | 90         | 90         | mA    |
|        |             | -7         | 80         | 80         | mA    |
|        |             | -8         | 75         | -          | mA    |
| Icc2   | Don't care  | Don't care | 1          | 2          | mA    |
| Icc3   | Don't care  | -5         | -          | 110        | mA    |
|        |             | -6         | 90         | 90         | mA    |
|        |             | -7         | 80         | 80         | mA    |
|        |             | -8         | 75         | -          | mA    |
| Icc4   | Don't care  | -5         | -          | 70         | mA    |
|        |             | -6         | 60         | 60         | mA    |
|        |             | -7         | 55         | 55         | mA    |
|        |             | -8         | 50         | -          | mA    |
| Icc5   | Normal<br>L | Don't care | 0.5        | 1          | mA    |
|        |             |            | 100        | 150        | μA    |
| Icc6   | Don't care  | -5         | -          | 110        | mA    |
|        |             | -6         | 90         | 90         | mA    |
|        |             | -7         | 80         | 80         | mA    |
|        |             | -8         | 75         | -          | mA    |
| Icc7   | L           | Don't care | 200        | 300        | μA    |
| Iccs   | L           | Don't care | 100        | 200        | μA    |

Icc1\* : Operating current ( $\overline{RAS}$ ,  $\overline{UCAS}$ ,  $\overline{LCAS}$ , Address cycling @tRC=min.)

Icc2 : Standby current ( $\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{IH}$ )

Icc3\* :  $\overline{RAS}$ -only refresh current ( $\overline{UCAS}=\overline{LCAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @tRC=min.)

Icc4\* : Fast Page Mode current ( $\overline{RAS}=V_{IL}$ ,  $\overline{UCAS}$  or  $\overline{LCAS}$ , Address cycling @tPC=min.)

Icc5 : Standby current ( $\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{CC}-0.2V$ )

Icc6\* :  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh current ( $\overline{RAS}$ ,  $\overline{UCAS}$  or  $\overline{LCAS}$  cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode  
 Input high voltage( $V_{IH}$ )= $V_{CC}-0.2V$ , Input low voltage( $V_{IL}$ )= $0.2V$ ,  $\overline{UCAS}$ ,  $\overline{LCAS}=0.2V$   
 $D_{in}$  = Don't care,  $T_{RC}=125\mu s$ ,  $T_{RAS}=T_{RASmin}\sim 300 ns$

Iccs : Self refresh current

$\overline{RAS}=\overline{UCAS}=\overline{LCAS}=V_{IL}$ ,  $\overline{W}=\overline{OE}=A0 \sim A8 = V_{CC}-0.2V$  or  $0.2V$ ,

$DQ0 \sim DQ15 = V_{CC}-0.2V$ ,  $0.2V$  or open

\* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In Icc4, address can be changed maximum once within one fast page mode cycle time, tPC.

**CAPACITANCE** ( $T_A=25^\circ\text{C}$ ,  $V_{CC}=5\text{V}$  or  $3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter                                  | Symbol    | Min | Max | Unit |
|--|-----------|-----|-----|------|
| Input capacitance [A0 - A8]                | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [RAS, UCAS, LCAS, W, OE] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ15]            | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 1,2)

Test condition (5V device) :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.4/0.4\text{V}$

Test condition (3.3V device) :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{IH}/V_{IL}=2.0/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

| Parameter                                | Symbol | - 5 <sup>*1</sup> |     | - 6 |     | - 7 |     | - 8 <sup>*2</sup> |     | Units | Notes  |
|--|--------|-------------------|-----|-----|-----|-----|-----|-------------------|-----|-------|--------|
|  |        | Min               | Max | Min | Max | Min | Max | Min               | Max |       |        |
| Random read or write cycle time          | tRC    | 90                |     | 110 |     | 130 |     | 150               |     | ns    |        |
| Read-modify-write cycle time             | tRWC   | 135               |     | 155 |     | 185 |     | 205               |     | ns    |        |
| Access time from RAS                     | tRAC   |                   | 50  |     | 60  |     | 70  |                   | 80  | ns    | 3,4,10 |
| Access time from CAS                     | tCAC   |                   | 15  |     | 15  |     | 20  |                   | 20  | ns    | 3,4,5  |
| Access time from column address          | tAA    |                   | 25  |     | 30  |     | 35  |                   | 40  | ns    | 3,10   |
| CAS to output in Low-Z                   | tCLZ   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 3      |
| Output buffer turn-off delay             | tOFF   | 0                 | 15  | 0   | 15  | 0   | 15  | 0                 | 15  | ns    | 6      |
| Transition time (rise and fall)          | tT     | 3                 | 50  | 3   | 50  | 3   | 50  | 3                 | 50  | ns    | 2      |
| RAS precharge time                       | tRP    | 30                |     | 40  |     | 50  |     | 60                |     | ns    |        |
| RAS pulse width                          | tRAS   | 50                | 10K | 60  | 10K | 70  | 10K | 80                | 10K | ns    |        |
| RAS hold time                            | tRSH   | 15                |     | 15  |     | 20  |     | 20                |     | ns    |        |
| CAS hold time                            | tCSH   | 50                |     | 60  |     | 70  |     | 80                |     | ns    |        |
| CAS pulse width                          | tCAS   | 15                | 10K | 15  | 10K | 20  | 10K | 20                | 10K | ns    |        |
| RAS to CAS delay time                    | tRCD   | 20                | 35  | 20  | 45  | 20  | 50  | 20                | 60  | ns    | 4      |
| RAS to column address delay time         | tRAD   | 15                | 25  | 15  | 30  | 15  | 35  | 15                | 40  | ns    | 10     |
| CAS to RAS precharge time                | tCRP   | 5                 |     | 5   |     | 5   |     | 5                 |     | ns    |        |
| Row address set-up time                  | tASR   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Row address hold time                    | tRAH   | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Column address set-up time               | tASC   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 12     |
| Column address hold time (5V)            | tCAH   | 10                |     | 10  |     | 15  |     | 15                |     | ns    | 12     |
| Column address hold time (3.3V)          | tCAH   | -                 |     | 15  |     | 15  |     | 15                |     | ns    |        |
| Column address to RAS lead time          | tRAL   | 25                |     | 30  |     | 35  |     | 40                |     | ns    |        |
| Read command set-up time                 | tRCS   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Read command hold time referenced to CAS | tRCH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 8      |
| Read command hold time referenced to RAS | tRRH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 8      |
| Write command set-up time                | tWCS   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Write command hold time                  | tWCH   | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Write command pulse width                | tWP    | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Write command to RAS lead time           | tRWL   | 15                |     | 15  |     | 15  |     | 20                |     | ns    |        |
| Write command to CAS lead time           | tCWL   | 15                |     | 15  |     | 15  |     | 20                |     | ns    | 15     |

Note) \*1: 5V only , \*2 : 3.3V only



AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 1,2)

| Parameter                                   | Symbol | - 5 <sup>*1</sup> |      | - 6 |      | - 7 |      | - 8 <sup>*2</sup> |      | Units | Notes |
|---|--------|-------------------|------|-----|------|-----|------|-------------------|------|-------|-------|
|   |        | Min               | Max  | Min | Max  | Min | Max  | Min               | Max  |       |       |
| Data set-up time                            | tDS    | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 9, 18 |
| Data hold time (5V)                         | tDH    | 10                |      | 10  |      | 15  |      | -                 |      | ns    | 9, 18 |
| Data hold time (3.3V)                       | tDH    | -                 |      | 15  |      | 15  |      | 15                |      | ns    | 9     |
| Refresh period (Normal)                     | tREF   |                   | 8    |     | 8    |     | 8    |                   | 8    | ms    |       |
| Refresh period (L-ver)                      | tREF   |                   | 128  |     | 128  |     | 128  |                   | 128  | ms    |       |
| CAS to W delay time                         | tCWD   | 40                |      | 40  |      | 50  |      | 50                |      | ns    | 7, 14 |
| RAS to W delay time                         | tRWD   | 75                |      | 85  |      | 95  |      | 105               |      | ns    | 7     |
| Column address to W delay time              | tAWD   | 50                |      | 55  |      | 60  |      | 65                |      | ns    | 7     |
| CAS precharge to W delay time               | tCPWD  | 55                |      | 60  |      | 65  |      | 70                |      | ns    |       |
| CAS set-up time (CAS-before-RAS refresh)    | tCSR   | 10                |      | 10  |      | 10  |      | 10                |      | ns    | 16    |
| CAS hold time (CAS-before-RAS refresh)      | tCHR   | 10                |      | 10  |      | 10  |      | 10                |      | ns    | 17    |
| RAS to CAS precharge time                   | tRPC   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| CAS precharge time(CBR counter test cycle)  | tCPT   | 20                |      | 20  |      | 25  |      | 30                |      | ns    |       |
| Access time from CAS precharge              | tCPA   |                   | 30   |     | 35   |     | 40   |                   | 45   | ns    | 3     |
| Fast Page mode cycle time                   | tPC    | 35                |      | 40  |      | 45  |      | 50                |      | ns    |       |
| Fast Page mode read-modify-write cycle time | tPRWC  | 80                |      | 80  |      | 95  |      | 105               |      | ns    |       |
| CAS precharge time (Fast page cycle)        | tCP    | 10                |      | 10  |      | 10  |      | 10                |      | ns    | 13    |
| RAS pulse width (Fast page cycle)           | tRASP  | 50                | 100K | 60  | 100K | 70  | 100K | 80                | 100K | ns    |       |
| RAS hold time from CAS precharge            | tRHCP  | 30                |      | 35  |      | 40  |      | 45                |      | ns    |       |
| OE access time                              | tOEA   |                   | 15   |     | 15   |     | 20   |                   | 20   | ns    |       |
| OE to data delay                            | tOED   | 15                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Out put buffer turn off delay time from OE  | tOEZ   | 0                 | 15   | 0   | 15   | 0   | 20   | 0                 | 20   | ns    | 6     |
| OE command hold time                        | tOEH   | 15                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| RAS pulse width(C-B-R self refresh)         | tRASS  | 100               |      | 100 |      | 100 |      | 100               |      | μs    | 11    |
| RAS precharge time (C-B-R self refresh)     | tRPS   | 90                |      | 110 |      | 130 |      | 150               |      | ns    | 11    |
| CAS hold time (C-B-R self refresh)          | tCHS   | -50               |      | -50 |      | -50 |      | -50               |      | ns    | 11    |

Note) \*1: 5V only , \*2: 3.3V only


NOTES

1. An initial pause of 200µs is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V)/1 TTL(3.3V) loads and 50pF.
4. Operation within the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$ ,  $t_{RWD} \geq t_{RWD}(\text{min})$  and  $t_{AWD} \geq t_{AWD}(\text{min})$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled by  $t_{AA}$ .


KM416C/V256D/DL Truth Table

| RAS | LCAS | UCAS | W | OE | DQ0 -DQ7 | DQ8 - DQ15 | STATE      |
|-----|------|------|---|----|----------|------------|------------|
| H   | H    | H    | H | H  | Hi-Z     | Hi-Z       | Standby    |
| L   | H    | H    | H | H  | Hi-Z     | Hi-Z       | Refresh    |
| L   | L    | H    | H | L  | DQ-OUT   | Hi-Z       | Byte Read  |
| L   | H    | L    | H | L  | Hi-Z     | DQ-OUT     | Byte Read  |
| L   | L    | L    | H | L  | DQ-OUT   | DQ-OUT     | Word Read  |
| L   | L    | H    | L | H  | DQ-IN    | -          | Byte Write |
| L   | H    | L    | L | H  | -        | DQ-IN      | Byte Write |
| L   | L    | L    | L | H  | DQ-IN    | DQ-IN      | Word Write |
| L   | L    | L    | H | H  | Hi-Z     | Hi-Z       | -          |

11. For all of the refresh modes except for distributed  $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  refresh, 512 cycle of burst refresh must be executed within 8ms before and after self refresh in order to meet refresh specification (L-version).
12. tASC, tCAH are referenced to the earlier  $\overline{\text{CAS}}$  falling edge.
13. tCP is specified from the last  $\overline{\text{CAS}}$  rising edge in the previous cycle to the first  $\overline{\text{CAS}}$  falling edge in the next cycle.
14. tCWD is referenced to the later  $\overline{\text{CAS}}$  falling edge at word read-modify-write cycle.
15. tCWL is specified from  $\overline{\text{W}}$  falling edge to the earlier  $\overline{\text{CAS}}$  rising edge.
16. tCSR is referenced to earlier  $\overline{\text{CAS}}$  falling low before  $\overline{\text{RAS}}$  transition low.
17. tCHR is referenced to the later  $\overline{\text{CAS}}$  rising high after  $\overline{\text{RAS}}$  transition low.



18. tDS, tDH are specified by the earlier  $\overline{\text{CAS}}$  falling edge.





*256K x 16 Bit CMOS Dynamic RAM with Extended Data Out*

**DESCRIPTION**

This is a family of 262,144 x 16 bit Extended Data Out CMOS DRAMs. Extended Data Out offers high speed random access of memory cells within the same row. Power supply voltage (+5.0V or +3.3V), access time (-5, -6, -7 or -8), power consumption (Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family.

All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in Low power version.

This 256Kx16 Extended Data Out DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

It may be used as graphic memory unit for microcomputer, personal computer and portable machines.



**FEATURES**

• Part Identification

- KM416C254D/DL (5V, 512 Ref.)
- KM416V254D/DL (3.3V, 512 Ref.)

• Active power dissipation

Unit : mW

| Speed | 3.3V       | 5V         |
|-------|------------|------------|
|       | (512 Ref.) | (512 Ref.) |
| -5    | -          | 605        |
| -6    | 255        | 495        |
| -7    | 235        | 440        |
| -8    | 220        | -          |

- Extended Data Out operation
- 2  $\overline{\text{CAS}}$  Byte/Word Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II) packages
- Triple +5V±10% power supply (5V product)
- Triple +3.3V±0.3V power supply (3.3V product)


• Refresh cycles

| Part NO. | Vcc  | Refresh cycle | Refresh Period |       |
|----------|------|---------------|----------------|-------|
|          |      |               | Normal         | L     |
| C254D    | 5V   | 512           | 8ms            | 128ms |
| V254D    | 3.3V |               |                |       |

• Performance range

| Speed | tRAC | tCAC | tRC   | tHPC | Remark    |
|-------|------|------|-------|------|-----------|
| -5    | 50ns | 15ns | 84ns  | 20ns | 5V Only   |
| -6    | 60ns | 15ns | 104ns | 25ns | 5V/3.3V   |
| -7    | 70ns | 20ns | 124ns | 30ns | 5V/3.3V   |
| -8    | 80ns | 20ns | 144ns | 35ns | 3.3V Only |


**FUNCTIONAL BLOCK DIAGRAM**



**SAMSUNG ELECTRONIC CO., LTD.** reserves the right to change products and specifications without notice.


PIN CONFIGURATION (Top Views)

• KM416C/V254DJ



(SOJ)

• KM416C/V254DT



(TSOP-II)

| Pin Name | Pin Function                |
|----------|-----------------------------|
| A0 - A8  | Address Inputs              |
| DQ0 -15  | Data In/Out                 |
| Vss      | Ground                      |
| RAS      | Row Address Strobe          |
| UCAS     | Upper Column Address Strobe |
| LCAS     | Lower Column Address Strobe |
| W        | Read/Write Input            |
| OE       | Data Output Enable          |
| Vcc      | Power (+5V)                 |
|          | Power (+3.3V)               |
| N.C      | No Connection               |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating       |              | Units |
|---|------------------------------------|--------------|--------------|-------|
|   |                                    | 3.3V         | 5V           |       |
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | -1.0 to +7.0 | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | -1.0 to +7.0 | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | -55 to +150  | °C    |
| Power Dissipation   | P <sub>d</sub>                     | 1            | 1            | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | 50           | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | 3.3V               |     |                                    | 5V                 |     |                                    | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|--------------------|-----|------------------------------------|------|
|                    |                 | Min                | Typ | Max                                | Min                | Typ | Max                                |      |
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | 4.5                | 5.0 | 5.5                                | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | 0                  | 0   | 0                                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.0                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | 2.4                | -   | V <sub>CC</sub> +1.0 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | -1.0 <sup>*2</sup> | -   | 0.8                                | V    |

\*1 : V<sub>CC</sub>+1.3V/15ns(3.3V), V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>.

\*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

|      | Parameter  | Symbol            | Min | Max | Units |
|------|--|-------------------|-----|-----|-------|
| 3.3V | Input Leakage Current<br>(Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.3V, all other pins not under test=0V)   | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output Leakage Current<br>(Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )   | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-2mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |
| 5V   | Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5V,<br>(Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5V, all other pins not under test=0V) | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output Leakage Current<br>(Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )   | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-5mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =4.2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |

## DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Symbol           | Power       | Speed      | Max        |            | Units |
|------------------|-------------|------------|------------|------------|-------|
|                  |             |            | KM416V254D | KM416C254D |       |
| I <sub>CC1</sub> | Don't care  | -5         | -          | 110        | mA    |
|                  |             | -6         | 70         | 90         | mA    |
|                  |             | -7         | 65         | 80         | mA    |
|                  |             | -8         | 60         | -          | mA    |
| I <sub>CC2</sub> | Don't care  | Don't care | 1          | 2          | mA    |
| I <sub>CC3</sub> | Don't care  | -5         | -          | 110        | mA    |
|                  |             | -6         | 70         | 90         | mA    |
|                  |             | -7         | 65         | 80         | mA    |
|                  |             | -8         | 60         | -          | mA    |
| I <sub>CC4</sub> | Don't care  | -5         | -          | 70         | mA    |
|                  |             | -6         | 60         | 60         | mA    |
|                  |             | -7         | 55         | 50         | mA    |
|                  |             | -8         | 50         | -          | mA    |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 0.5        | 1          | mA    |
|                  |             |            | 100        | 150        | μA    |
| I <sub>CC6</sub> | Don't care  | -5         | -          | 110        | mA    |
|                  |             | -6         | 70         | 90         | mA    |
|                  |             | -7         | 65         | 80         | mA    |
|                  |             | -8         | 60         | -          | mA    |
| I <sub>CC7</sub> | L           | Don't care | 200        | 300        | μA    |
| I <sub>CC8</sub> | L           | Don't care | 100        | 200        | μA    |

I<sub>CC1</sub>\* : Operating current ( $\overline{RAS}$ ,  $\overline{UCAS}$ ,  $\overline{LCAS}$ , Address cycling @tRC=min.)I<sub>CC2</sub> : Standby current ( $\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{IH}$ )I<sub>CC3</sub>\* :  $\overline{RAS}$ -only refresh current ( $\overline{UCAS}=\overline{LCAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @tRC=min.)I<sub>CC4</sub>\* : Hyper Page Mode current ( $\overline{RAS}=V_{IL}$ ,  $\overline{UCAS}$  or  $\overline{LCAS}$ , Address cycling @tHPC=min.)I<sub>CC5</sub> : Standby current ( $\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{CC}-0.2V$ )I<sub>CC6</sub>\* :  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh current ( $\overline{RAS}$ ,  $\overline{UCAS}$  or  $\overline{LCAS}$  cycling @tRC=min.)I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up modeInput high voltage( $V_{IH}$ )= $V_{CC}-0.2V$ , Input low voltage( $V_{IL}$ )= $0.2V$ ,  $\overline{UCAS}$ ,  $\overline{LCAS}=0.2V$ Din = Don't care, t<sub>RC</sub> = 125μs, t<sub>RAS</sub> = t<sub>RASmin</sub> ~ 300 nsI<sub>CC8</sub> : Self refresh current $\overline{RAS}=\overline{UCAS}=\overline{LCAS}=V_{IL}$ ,  $\overline{W}=\overline{OE}=A0 \sim A8 = V_{CC}-0.2V$  or  $0.2V$ ,DQ0 ~ DQ15 =  $V_{CC}-0.2V$ ,  $0.2V$  or open

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one hyper page cycle time, tHPC.

**CAPACITANCE** ( $T_A=25^{\circ}\text{C}$ ,  $V_{CC}=5\text{V}$  or  $3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter   | Symbol    | Min | Max | Unit |
|---|-----------|-----|-----|------|
| Input capacitance [A0 - A8]   | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{UCAS}}$ , $\overline{\text{LCAS}}$ , W, $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ15]   | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , See note 1,2)

Test condition (5V device) :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

Test condition (3.3V device) :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{IH}/V_{IL}=2.0/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

| Parameter   | Symbol | - 5 <sup>*1</sup> |     | - 6 |     | - 7 |     | - 8 <sup>*2</sup> |     | Units | Notes  |
|---|--------|-------------------|-----|-----|-----|-----|-----|-------------------|-----|-------|--------|
|   |        | Min               | Max | Min | Max | Min | Max | Min               | Max |       |        |
| Random read or write cycle time                                   | tRC    | 84                |     | 104 |     | 124 |     | 144               |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 116               |     | 140 |     | 165 |     | 190               |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |                   | 50  |     | 60  |     | 70  |                   | 80  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |                   | 15  |     | 15  |     | 20  |                   | 20  | ns    | 3,4,5  |
| Access time from column address                                   | tAA    |                   | 25  |     | 30  |     | 35  |                   | 40  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 3                 |     | 3   |     | 3   |     | 3                 |     | ns    | 3      |
| Output Buffer turn-off delay from $\overline{\text{CAS}}$         | tCEZ   | 3                 | 13  | 3   | 15  | 3   | 20  | 3                 | 20  | ns    | 6, 13  |
| Transition time (rise and fall)                                   | tT     | 2                 | 50  | 2   | 50  | 2   | 50  | 2                 | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30                |     | 40  |     | 50  |     | 60                |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50                | 10K | 60  | 10K | 70  | 10K | 80                | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 15                |     | 15  |     | 20  |     | 20                |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 40                |     | 50  |     | 60  |     | 70                |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 8                 | 10K | 10  | 10K | 15  | 10K | 20                | 10K | ns    |        |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20                | 35  | 20  | 45  | 20  | 50  | 20                | 60  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15                | 25  | 15  | 30  | 15  | 35  | 15                | 40  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5                 |     | 5   |     | 5   |     | 5                 |     | ns    |        |
| Row address set-up time   | tASR   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Row address hold time   | tRAH   | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Column address set-up time  | tASC   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 14     |
| Column address hold time (5V)                                     | tCAH   | 8                 |     | 10  |     | 15  |     | -                 |     | ns    | 14     |
| Column address hold time (3.3V)                                   | tCAH   | -                 |     | 15  |     | 15  |     | 15                |     | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25                |     | 30  |     | 35  |     | 40                |     | ns    |        |
| Read command set-up time  | tRCS   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 8      |
| Write command set-up time   | tWCS   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 7      |
| Write command hold time   | tWCH   | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Write command pulse width   | tWP    | 10                |     | 10  |     | 10  |     | 10                |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 13                |     | 15  |     | 15  |     | 20                |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 8                 |     | 10  |     | 15  |     | 20                |     | ns    | 17     |

Note) \*1: 5V only, \*2: 3.3V only



AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 1,2)

| Parameter  | Symbol             | - 5 <sup>*1</sup> |      | - 6 |      | - 7 |      | - 8 <sup>*2</sup> |      | Units | Notes |
|--|--------------------|-------------------|------|-----|------|-----|------|-------------------|------|-------|-------|
|  |                    | Min               | Max  | Min | Max  | Min | Max  | Min               | Max  |       |       |
| Data set-up time   | t <sub>DS</sub>    | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 9, 20 |
| Data hold time (5V)  | t <sub>DH</sub>    | 8                 |      | 10  |      | 15  |      | -                 |      | ns    | 9, 20 |
| Data hold time (3.3V)  | t <sub>DH</sub>    | -                 |      | 15  |      | 15  |      | 15                |      | ns    |       |
| Refresh period (Normal)  | t <sub>REF</sub>   |                   | 8    |     | 8    |     | 8    |                   | 8    | ms    |       |
| Refresh period (L-ver)   | t <sub>REF</sub>   |                   | 128  |     | 128  |     | 128  |                   | 128  | ms    |       |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time  | t <sub>CWD</sub>   | 34                |      | 36  |      | 44  |      | 44                |      | ns    | 7, 16 |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time  | t <sub>RWD</sub>   | 67                |      | 79  |      | 94  |      | 104               |      | ns    | 7     |
| Column address to $\overline{\text{W}}$ delay time   | t <sub>AWD</sub>   | 42                |      | 49  |      | 59  |      | 64                |      | ns    | 7     |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time  | t <sub>CPWD</sub>  | 45                |      | 54  |      | 64  |      | 69                |      | ns    |       |
| $\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)                      | t <sub>CSR</sub>   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    | 18    |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)                        | t <sub>CHR</sub>   | 10                |      | 10  |      | 10  |      | 10                |      | ns    | 19    |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time  | t <sub>RPC</sub>   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time ( $\overline{\text{CB}}$ counter test cycle)  | t <sub>CPT</sub>   | 20                |      | 20  |      | 25  |      | 30                |      | ns    |       |
| Access time from $\overline{\text{CAS}}$ precharge   | t <sub>CPA</sub>   |                   | 28   |     | 35   |     | 40   |                   | 45   | ns    | 3     |
| Hyper Page mode cycle time   | t <sub>HPC</sub>   | 20                |      | 25  |      | 30  |      | 35                |      | ns    | 11    |
| Hyper Page mode read-modify-write cycle time   | t <sub>HPRWC</sub> | 47                |      | 56  |      | 71  |      | 81                |      | ns    | 11    |
| $\overline{\text{CAS}}$ precharge time (Hyper page cycle)  | t <sub>CP</sub>    | 8                 |      | 10  |      | 10  |      | 10                |      | ns    | 15    |
| $\overline{\text{RAS}}$ pulse width (Hyper page cycle)   | t <sub>RASP</sub>  | 50                | 100K | 60  | 100K | 70  | 100K | 80                | 100K | ns    |       |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge   | t <sub>RHCP</sub>  | 30                |      | 35  |      | 40  |      | 45                |      | ns    |       |
| $\overline{\text{OE}}$ access time   | t <sub>OE</sub>    |                   | 15   |     | 15   |     | 20   |                   | 20   | ns    | 3     |
| $\overline{\text{OE}}$ to data delay   | t <sub>OE</sub>    | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Output buffer turn off delay time from $\overline{\text{OE}}$  | t <sub>OEZ</sub>   | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 6     |
| $\overline{\text{OE}}$ command hold time   | t <sub>OEH</sub>   | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Output data hold time  | t <sub>DOH</sub>   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| Output buffer turn off delay from $\overline{\text{RAS}}$  | t <sub>REZ</sub>   | 3                 | 15   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 6, 13 |
| Output buffer turn off delay from $\overline{\text{W}}$  | t <sub>WEZ</sub>   | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 6     |
| $\overline{\text{W}}$ to data delay  | t <sub>WED</sub>   | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| $\overline{\text{OE}}$ to $\overline{\text{CAS}}$ hold time  | t <sub>OCH</sub>   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$  | t <sub>CHO</sub>   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{\text{OE}}$ precharge time  | t <sub>OEP</sub>   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{\text{W}}$ pulse width (Hyper page cycle)   | t <sub>WPE</sub>   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{\text{RAS}}$ pulse width ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)    | t <sub>RASS</sub>  | 100               |      | 100 |      | 100 |      | 100               |      | μs    | 12    |
| $\overline{\text{RAS}}$ precharge time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh) | t <sub>RPS</sub>   | 90                |      | 110 |      | 130 |      | 150               |      | ns    | 12    |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)      | t <sub>CHS</sub>   | -50               |      | -50 |      | -50 |      | -50               |      | ns    | 12    |

Note) \*1: 5V only, \*2: 3.3V only

NOTES


1. An initial pause of 200μs is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V)/1 TTL(3.3V) loads and 50pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
11.  $t_{ASC} \geq 6ns$ , Assume  $t_T=2.0ns$ .




KM416C/V254D/DL Truth Table

| $\overline{RAS}$ | $\overline{LCAS}$ | $\overline{UCAS}$ | $\overline{W}$ | $\overline{OE}$ | DQ0 - DQ7 | DQ8 - DQ15 | STATE      |
|------------------|-------------------|-------------------|----------------|-----------------|-----------|------------|------------|
| H                | H                 | H                 | H              | H               | Hi-Z      | Hi-Z       | Standby    |
| L                | H                 | H                 | H              | H               | Hi-Z      | Hi-Z       | Refresh    |
| L                | L                 | H                 | H              | L               | DQ-OUT    | Hi-Z       | Byte Read  |
| L                | H                 | L                 | H              | L               | Hi-Z      | DQ-OUT     | Byte Read  |
| L                | L                 | L                 | H              | L               | DQ-OUT    | DQ-OUT     | Word Read  |
| L                | L                 | H                 | L              | H               | DQ-IN     | -          | Byte Write |
| L                | H                 | L                 | L              | H               | -         | DQ-IN      | Byte Write |
| L                | L                 | L                 | L              | H               | DQ-IN     | DQ-IN      | Word Write |
| L                | L                 | L                 | H              | H               | Hi-Z      | Hi-Z       | -          |

12. For all of the refresh modes except for distributed  $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  refresh, 512 cycle of burst refresh must be executed within 8ms before and after self refresh in order to meet refresh specification (L-version).
13. If  $\overline{\text{RAS}}$  goes high before  $\overline{\text{CAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{CAS}}$  high going. If  $\overline{\text{CAS}}$  goes high before  $\overline{\text{RAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{RAS}}$  going.
14.  $t_{\text{ASC}}$ ,  $t_{\text{CAH}}$  are referenced to the earlier  $\overline{\text{CAS}}$  falling edge.
15.  $t_{\text{CP}}$  is specified from the last  $\overline{\text{CAS}}$  rising edge in the previous cycle to the first  $\overline{\text{CAS}}$  falling edge in the next cycle.
16.  $t_{\text{CWD}}$  is referenced to the later  $\overline{\text{CAS}}$  falling edge at word read-modify-write cycle.
17.  $t_{\text{CWL}}$  is specified from  $\overline{\text{W}}$  falling edge to the earlier  $\overline{\text{CAS}}$  rising edge
18.  $t_{\text{CSR}}$  is referenced to earlier  $\overline{\text{CAS}}$  falling low before  $\overline{\text{RAS}}$  transition low.
19.  $t_{\text{CHR}}$  is referenced to the later  $\overline{\text{CAS}}$  rising high after  $\overline{\text{RAS}}$  transition low.



20.  $t_{\text{DS}}$ ,  $t_{\text{DH}}$  are specified by the earlier  $\overline{\text{CAS}}$  falling edge.





# **16M DRAM**

- KM41C16000B  
KM41V16000B
- KM44C4000B, KM44C4100B  
KM44V4000B, KM44V4100B
- KM44C4003B, KM44C4103B
- KM44C4004B, KM44C4104B  
KM44V4004B, KM44V4104B
- KM44C4005B, KM44C4105B
- KM48C2000B, KM48C2100B  
KM48V2000B, KM48V2100B
- KM48C2004B, KM48C2104B  
KM48V2004B, KM48V2104B
- KM416C1000A, KM416C1200A  
KM416V1000A, KM416V1200A
- KM416C1004A, KM416C1204A  
KM416V1004A, KM416V1204A
- KM416C1000B, KM416C1200B  
KM416V1000B, KM416V1200B
- KM416C1004B, KM416C1204B  
KM416V1004B, KM416V1204B



*16M x 1 Bit CMOS Dynamic RAM with Fast Page Mode*

**DESCRIPTION**

This is a family of 16,777,216 x 1 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage (+5.0V or +3.3V), access time (-5, -6, -7 or -8), power consumption (Normal, Low power) and package type (SOJ or TSOP-II) are optional features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh capabilities. Furthermore, self-refresh operation is available in L-version.

This 16Mx1 Fast Page mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory unit for high level computer and microcomputer.



**FEATURES**

- Part Identification
  - KM41C16000B/B-L (5V, 4K Ref.)
  - KM41V16000B/B-L (3.3V, 4K Ref.)
- Active Power Dissipation Unit : mW

| Speed | 3.3V | 5V  |
|-------|------|-----|
| -5    | -    | 495 |
| -6    | 288  | 440 |
| -7    | 252  | 385 |
| -8    | 216  | -   |
- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- Self-refresh capability (L-ver)
- Fast parallel test mode capability
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V±10% power supply (5V product)
- Single +3.3V±0.3V power supply (3.3V product)


• Refresh cycles

| Part NO. | Vcc  | Refresh cycle | Refresh period |       |
|----------|------|---------------|----------------|-------|
|          |      |               | Normal         | L     |
| C16000B  | 5V   | 4K            | 64ms           | 128ms |
| V16000B  | 3.3V |               |                |       |

• Performance range


| Speed | tRAC | tCAC | tRC   | tPC  | Remark  |
|-------|------|------|-------|------|---------|
| -5    | 50ns | 13ns | 90ns  | 35ns | 5V      |
| -6    | 60ns | 15ns | 110ns | 40ns | 5V/3.3V |
| -7    | 70ns | 20ns | 130ns | 45ns | 5V/3.3V |
| -8    | 80ns | 20ns | 150ns | 50ns | 3.3V    |

**FUNCTIONAL BLOCK DIAGRAM**



**SAMSUNG ELECTRONIC CO., LTD.** reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



K : 300 mil 26(24) SOJ  
 S : 300 mil 26(24) TSOP II

| Pin Name        | Pin Function          |
|-----------------|-----------------------|
| A0 - A11        | Address Inputs        |
| D               | Data in               |
| Q               | Data out              |
| V <sub>ss</sub> | Ground                |
| RAS             | Row Address Strobe    |
| CAS             | Column Address Strobe |
| W               | Read/Write Input      |
| V <sub>cc</sub> | Power (+5.0V)         |
|                 | Power (+3.3V)         |
| N.C             | No Connection         |

**ABSOLUTE MAXIMUM RATINGS \***

| Parameter   | Symbol                             | Rating       |             | Units |
|---|------------------------------------|--------------|-------------|-------|
|   |                                    | 3.3V         | 5V          |       |
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | -1 to +7.0  | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | -1 to +7.0  | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | -55 to +150 | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | 1           | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | 50          | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | 3.3V               |     |                                    | 5V                 |     |                                  | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|--------------------|-----|----------------------------------|------|
|                    |                 | Min                | Typ | Max                                | Min                | Typ | Max                              |      |
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | 4.5                | 5.0 | 5.5                              | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | 0                  | 0   | 0                                | V    |
| Input High Voltage | V <sub>IH</sub> | 2.0                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | 2.4                | -   | V <sub>CC</sub> +1 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | -1.0 <sup>*2</sup> | -   | 0.8                              | V    |

\*1 : V<sub>CC</sub>+1.3V/15ns(3.3V), V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>.

\*2 : - 1.3V/15ns(3.3V), - 2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

|      | Parameter  | Symbol            | Min | Max | Units |
|------|--|-------------------|-----|-----|-------|
| 3.3V | Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.3V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
|      | Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-2mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |
| 5V   | Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
|      | Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-5mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =4.2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |



**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Symbol           | Power       | Speed      | Max         |             | Units |
|------------------|-------------|------------|-------------|-------------|-------|
|                  |             |            | KM41V16000B | KM41C16000B |       |
| I <sub>CC1</sub> | Don't care  | -5         | -           | 90          | mA    |
|                  |             | -6         | 80          | 80          | mA    |
|                  |             | -7         | 70          | 70          | mA    |
|                  |             | -8         | 60          | -           | mA    |
| I <sub>CC2</sub> | Normal<br>L | Don't care | 1           | 2           | mA    |
|                  |             |            | 1           | 1           | mA    |
| I <sub>CC3</sub> | Don't care  | -5         | -           | 90          | mA    |
|                  |             | -6         | 80          | 80          | mA    |
|                  |             | -7         | 70          | 70          | mA    |
|                  |             | -8         | 60          | -           | mA    |
| I <sub>CC4</sub> | Don't care  | -5         | -           | 80          | mA    |
|                  |             | -6         | 70          | 70          | mA    |
|                  |             | -7         | 60          | 60          | mA    |
|                  |             | -8         | 50          | -           | mA    |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 0.5         | 1           | mA    |
|                  |             |            | 0.3         | 0.3         | mA    |
| I <sub>CC6</sub> | Don't care  | -5         | -           | 90          | mA    |
|                  |             | -6         | 80          | 80          | mA    |
|                  |             | -7         | 70          | 70          | mA    |
|                  |             | -8         | 60          | -           | mA    |
| I <sub>CC7</sub> | L           | Don't care | 450         | 450         | μA    |
| I <sub>CC8</sub> | L           | Don't care | 250         | 300         | μA    |

I<sub>CC1</sub>\* : Operating Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -only Refresh Current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Fast Page Mode Current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @t<sub>PC</sub>=min.)

I<sub>CC5</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V<sub>IH</sub>)=V<sub>CC</sub>-0.2V, Input low voltage(V<sub>IL</sub>)=0.2V,  $\overline{CAS}=0.2V$

D<sub>in</sub> = Don't care, T<sub>RC</sub> = 31.25μs(L-ver), T<sub>RA8</sub>=T<sub>RA8min</sub> ~ 300ns

I<sub>CC8</sub> : Self Refresh Current

$\overline{RAS}=\overline{CAS}=0.2V$ ,  $\overline{W}=A0 \sim A11 = V_{CC}-0.2V$  or  $0.2V$ , D, Q = V<sub>CC</sub>-0.2V, 0.2V or Open

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC8</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one fast page mode cycle time, t<sub>PC</sub>.

**CAPACITANCE** (T<sub>A</sub>=25°C, V<sub>CC</sub>=5V or 3.3V, f=1MHz)

| Parameter                       | Symbol           | Min | Max | Unit |
|---------------------------------|------------------|-----|-----|------|
| Input capacitance [D]           | C <sub>IN1</sub> | -   | 7   | pF   |
| Input capacitance [A0 - A11]    | C <sub>IN2</sub> | -   | 5   | pF   |
| Input capacitance [RAS, CAS, W] | C <sub>IN3</sub> | -   | 7   | pF   |
| Output Capacitance [Q]          | C <sub>OUT</sub> | -   | 7   | pF   |

**AC CHARACTERISTICS** (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 1,2)

Test condition (5V device) : V<sub>CC</sub>=5.0V±10%, V<sub>IH</sub>/V<sub>IL</sub>=2.4/0.8V, V<sub>OH</sub>/V<sub>OL</sub>=2.4/0.4V

Test condition(3.3V device) : V<sub>CC</sub>=3.3V±0.3V, V<sub>IH</sub>/V<sub>IL</sub>=2.0/0.8V, V<sub>OH</sub>/V<sub>OL</sub>=2.0/0.8V

| Parameter                                | Symbol           | - 5 <sup>-1</sup> |     | - 6 |     | - 7 |     | - 8 <sup>-2</sup> |     | Units | Notes |
|--|------------------|-------------------|-----|-----|-----|-----|-----|-------------------|-----|-------|-------|
|  |                  | Min               | Max | Min | Max | Min | Max | Min               | Max |       |       |
| Random read or write cycle time          | t <sub>RC</sub>  | 90                |     | 110 |     | 130 |     | 150               |     | ns    |       |
| Read-modify-write cycle time             | t <sub>RWC</sub> | 110               |     | 130 |     | 155 |     | 175               |     | ns    |       |
| Access time from RAS                     | t <sub>RAC</sub> |                   | 50  |     | 60  |     | 70  |                   | 80  | ns    | 3,4,9 |
| Access time from CAS                     | t <sub>CAC</sub> |                   | 13  |     | 15  |     | 20  |                   | 20  | ns    | 3,4   |
| Access time from column address          | t <sub>AA</sub>  |                   | 25  |     | 30  |     | 35  |                   | 40  | ns    | 3,9   |
| CAS to output in Low-Z                   | t <sub>CLZ</sub> | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 3     |
| Output buffer turn-off delay             | t <sub>OFF</sub> | 0                 | 13  | 0   | 15  | 0   | 20  | 0                 | 20  | ns    | 5     |
| Transition time (rise and fall)          | t <sub>T</sub>   | 3                 | 50  | 3   | 50  | 3   | 50  | 3                 | 50  | ns    | 2     |
| RAS precharge time                       | t <sub>RP</sub>  | 30                |     | 40  |     | 50  |     | 60                |     | ns    |       |
| RAS pulse width                          | t <sub>RAS</sub> | 50                | 10K | 60  | 10K | 70  | 10K | 80                | 10K | ns    |       |
| RAS hold time                            | t <sub>RSH</sub> | 13                |     | 15  |     | 20  |     | 20                |     | ns    |       |
| CAS hold time                            | t <sub>CSH</sub> | 50                |     | 60  |     | 70  |     | 80                |     | ns    |       |
| CAS pulse width                          | t <sub>CAS</sub> | 13                | 10K | 15  | 10K | 20  | 10K | 20                | 10K | ns    |       |
| RAS to CAS delay time                    | t <sub>RCD</sub> | 20                | 37  | 20  | 45  | 20  | 50  | 20                | 60  | ns    | 4     |
| RAS to column address delay time         | t <sub>RAD</sub> | 15                | 25  | 15  | 30  | 15  | 35  | 15                | 40  | ns    | 9     |
| CAS to RAS precharge time                | t <sub>CRP</sub> | 5                 |     | 5   |     | 5   |     | 5                 |     | ns    |       |
| Row address set-up time                  | t <sub>ASR</sub> | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |       |
| Row address hold time                    | t <sub>RAH</sub> | 10                |     | 10  |     | 10  |     | 10                |     | ns    |       |
| Column address set-up time               | t <sub>ASC</sub> | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |       |
| Column address hold time                 | t <sub>CAH</sub> | 10                |     | 10  |     | 15  |     | 15                |     | ns    |       |
| Column address to RAS lead time          | t <sub>RAL</sub> | 25                |     | 30  |     | 35  |     | 40                |     | ns    |       |
| Read command set-up time                 | t <sub>RCS</sub> | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |       |
| Read command hold time referenced to CAS | t <sub>RCH</sub> | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 7     |
| Read command hold time referenced to RAS | t <sub>RRH</sub> | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 7     |
| Write command hold time                  | t <sub>WCH</sub> | 10                |     | 10  |     | 15  |     | 15                |     | ns    |       |
| Write command pulse width                | t <sub>WP</sub>  | 10                |     | 10  |     | 15  |     | 15                |     | ns    |       |
| Write command to RAS lead time           | t <sub>RWL</sub> | 15                |     | 15  |     | 20  |     | 20                |     | ns    |       |
| Write command to CAS lead time           | t <sub>CWL</sub> | 13                |     | 15  |     | 20  |     | 20                |     | ns    |       |

Note) \*1 : 5V only, \*2 : 3.3V only

2

**AC CHARACTERISTICS** (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 1,2)

Test condition (5V device) : V<sub>CC</sub>=5.0V±10%, V<sub>ih</sub>/V<sub>il</sub>=2.4/0.8V, V<sub>oh</sub>/V<sub>ol</sub>=2.4/0.4V

Test condition(3.3V device) : V<sub>CC</sub>=3.3V±0.3V, V<sub>ih</sub>/V<sub>il</sub>=2.0/0.8V, V<sub>oh</sub>/V<sub>ol</sub>=2.0/0.8V

| Parameter                                   | Symbol | - 5 <sup>*1</sup> |      | - 6 |      | - 7 |      | - 8 <sup>*2</sup> |      | Units | Notes |
|---|--------|-------------------|------|-----|------|-----|------|-------------------|------|-------|-------|
|   |        | Min               | Max  | Min | Max  | Min | Max  | Min               | Max  |       |       |
| Data set-up time                            | tDS    | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 8     |
| Data hold time                              | tDH    | 10                |      | 10  |      | 15  |      | 15                |      | ns    | 8     |
| Refresh period (Normal)                     | tREF   |                   | 64   |     | 64   |     | 64   |                   | 64   | ms    |       |
| Refresh period (L-ver)                      | tREF   |                   | 128  |     | 128  |     | 128  |                   | 128  | ms    |       |
| Write command set-up time                   | tWCS   | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 6     |
| CAS to W delay time                         | tCWD   | 13                |      | 15  |      | 20  |      | 20                |      | ns    | 6     |
| RAS to W delay time                         | tRWD   | 50                |      | 60  |      | 70  |      | 80                |      | ns    | 6     |
| Column address to W delay time              | tAWD   | 25                |      | 30  |      | 35  |      | 40                |      | ns    | 6     |
| CAS precharge to W delay time               | tCPWD  | 30                |      | 35  |      | 40  |      | 45                |      | ns    |       |
| CAS set-up time (CAS-before-RAS refresh)    | tCSR   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| CAS hold time (CAS-before-RAS refresh)      | tCHR   | 10                |      | 10  |      | 15  |      | 15                |      | ns    |       |
| RAS to CAS precharge time                   | tRPC   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| CAS precharge time (CBR counter test cycle) | tCPT   | 20                |      | 20  |      | 30  |      | 30                |      | ns    |       |
| Access time from CAS precharge              | tCPA   |                   | 30   |     | 35   |     | 40   |                   | 45   | ns    | 3     |
| Fast Page mode cycle time                   | tPC    | 35                |      | 40  |      | 45  |      | 50                |      | ns    |       |
| Fast Page mode read-modify-write cycle time | tPRWC  | 53                |      | 60  |      | 70  |      | 80                |      | ns    |       |
| CAS precharge time (Fast page cycle)        | tCP    | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| RAS pulse width (Fast page cycle)           | tRASP  | 50                | 200K | 60  | 200K | 70  | 200K | 80                | 200K | ns    |       |
| RAS hold time from CAS precharge            | tRHCP  | 30                |      | 35  |      | 40  |      | 45                |      | ns    |       |
| Write command set-up time(Test mode in)     | tWTS   | 10                |      | 10  |      | 10  |      | 10                |      | ns    | 10    |
| Write command hold time(Test mode in)       | tWTH   | 10                |      | 10  |      | 10  |      | 10                |      | ns    | 10    |
| W to RAS precharge time (C-B-R refresh)     | tWRP   | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| W to RAS hold time (C-B-R refresh)          | tWRH   | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| RAS pulse width (C-B-R self refresh)        | tRASS  | 100               |      | 100 |      | 100 |      | 100               |      | us    | 12    |
| RAS precharge time (C-B-R self refresh)     | tRPS   | 90                |      | 110 |      | 130 |      | 150               |      | ns    | 12    |
| CAS hold time (C-B-R self refresh)          | tCHS   | -50               |      | -50 |      | -50 |      | -50               |      | ns    | 12    |

Note) \*1 : 5V only, \*2 : 3.3V only



TEST MODE CYCLE

(Note. 10, 11)

| Parameter                                   | Symbol | -5 <sup>*1</sup> |      | -6  |      | -7  |      | -8 <sup>*2</sup> |      | Units | Notes |
|---|--------|------------------|------|-----|------|-----|------|------------------|------|-------|-------|
|   |        | Min              | Max  | Min | Max  | Min | Max  | Min              | Max  |       |       |
| Random read or write cycle time             | tRC    | 95               |      | 115 |      | 135 |      | 155              |      | ns    |       |
| Read-modify-write cycle time                | tRWC   | 115              |      | 135 |      | 160 |      | 180              |      | ns    |       |
| Access time from RAS                        | tRAC   |                  | 55   |     | 65   |     | 75   |                  | 85   | ns    | 3,4,9 |
| Access time from CAS                        | tCAC   |                  | 18   |     | 20   |     | 25   |                  | 25   | ns    | 3,4   |
| Access time from column address             | tAA    |                  | 30   |     | 35   |     | 40   |                  | 45   | ns    | 3,9   |
| RAS pulse width                             | tRAS   | 55               | 10K  | 65  | 10K  | 75  | 10K  | 85               | 10K  | ns    |       |
| CAS pulse width                             | tCAS   | 18               | 10K  | 20  | 10K  | 25  | 10K  | 25               | 10K  | ns    |       |
| RAS hold time                               | tRSH   | 18               |      | 20  |      | 25  |      | 25               |      | ns    |       |
| CAS hold time                               | tCSH   | 55               |      | 65  |      | 75  |      | 85               |      | ns    |       |
| Column address to RAS lead time             | tRAL   | 30               |      | 35  |      | 40  |      | 45               |      | ns    |       |
| CAS to W delay time                         | tCWD   | 18               |      | 20  |      | 25  |      | 25               |      | ns    | 6     |
| RAS to W delay time                         | tRWD   | 55               |      | 65  |      | 75  |      | 85               |      | ns    | 6     |
| Column address to W delay time              | tAWD   | 30               |      | 35  |      | 40  |      | 45               |      | ns    | 6     |
| CAS precharge to W delay time               | tCPWD  | 35               |      | 40  |      | 45  |      | 50               |      | ns    | 6     |
| Fast Page mode cycle time                   | tPC    | 40               |      | 45  |      | 50  |      | 55               |      | ns    |       |
| Fast page mode read-modify-write cycle time | tPRWC  | 58               |      | 65  |      | 75  |      | 85               |      | ns    |       |
| RAS pulse width (Fast page cycle)           | tRASP  | 55               | 200K | 65  | 200K | 75  | 200K | 85               | 200K | ns    |       |
| Access time form CAS precharge              | tCPA   |                  | 35   |     | 40   |     | 45   |                  | 50   | ns    | 3     |

Note) \*1 : 5V only, \*2 : 3.3V only

2

## NOTES

1. An initial pause of 200us is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V device)/1 TTL(3.3V device) loads and 100pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
6.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$ ,  $t_{AWD} \geq t_{AWD}(\min)$  and  $t_{CPWD} \geq t_{CPWD}(\min)$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
7. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
8. These parameters are referenced to the  $\overline{CAS}$  falling edge in early write cycles and to the  $\overline{W}$  falling edge in read-modify-write cycles.
9. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
10. These specifications are applied in the test mode.
11. In test mode read cycle, the values of  $t_{RAC}$ ,  $t_{AA}$  and  $t_{CAC}$  are delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding 5ns to the specified value in this data sheet.
12. For all of the refresh modes except for distributed  $\overline{CAS}$ -Before- $\overline{RAS}$  refresh, 4096 cycles of burst refresh must be executed within 16ms before and after self refresh in order to meet refresh specification.

*4M x 4 Bit CMOS Dynamic RAM with Fast Page Mode*

**DESCRIPTION**

This is a family of 4,194,304 x 4 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage (+5.0V or +3.3V), refresh cycle (2K Ref. or 4K Ref.), access time (-5, -6, -7 or -8), power consumption (Normal, Low power) and package type (SOJ or TSOP-II) are optional features of this family. All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, self-refresh operation is available in L-version.

This 4Mx4 Fast Page mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory unit for high level computer, microcomputer and personal computer.



**FEATURES**

- Part Identification
  - KM44C4000B/B-L (5V, 4K Ref.)
  - KM44C4100B/B-L (5V, 2K Ref.)
  - KM44V4000B/B-L (3.3V, 4K Ref.)
  - KM44V4100B/B-L (3.3V, 2K Ref.)
- Active Power Dissipation Unit : mW

| Speed | 3.3V |     | 5V  |     |
|-------|------|-----|-----|-----|
|       | 4K   | 2K  | 4K  | 2K  |
| -5    | -    | -   | 495 | 605 |
| -6    | 288  | 360 | 440 | 550 |
| -7    | 252  | 324 | 385 | 495 |
| -8    | 216  | 288 | -   | -   |
- Refresh cycles
- Performance range
- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver)
- Fast parallel test mode capability
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V±10% power supply (5V product)
- Single +3.3V±0.3V power supply (3.3V product)


• Refresh cycles

| Part NO | Vcc  | Refresh cycle | Refresh period |       |
|---------|------|---------------|----------------|-------|
|         |      |               | Normal         | L     |
| C4000B  | 5V   | 4K            | 64ms           | 128ms |
| V4000B  | 3.3V |               |                |       |
| C4100B  | 5V   | 2K            | 32ms           |       |
| V4100B  | 3.3V |               |                |       |

• Performance range


| Speed | tRAC | tCAC | tRC   | tPC  | Remark  |
|-------|------|------|-------|------|---------|
| -5    | 50ns | 13ns | 90ns  | 35ns | 5V      |
| -6    | 60ns | 15ns | 110ns | 40ns | 5V/3.3V |
| -7    | 70ns | 20ns | 130ns | 45ns | 5V/3.3V |
| -8    | 80ns | 20ns | 150ns | 50ns | 3.3V    |

**FUNCTIONAL BLOCK DIAGRAM**



**SAMSUNG ELECTRONIC CO., LTD.** reserves the right to change products and specifications without notice.

**PIN CONFIGURATION (Top Views)**



\* A11 is N.C for KM44C/V4100B (5V/3.3V, 2K Ref. product)

K : 300mil 26(24) SOJ

S : 300mil 26(24) TSOP II

| Pin Name | Pin Function                    |
|----------|---------------------------------|
| A0 - A11 | Address Inputs (4K Product)     |
| A0 - A10 | Address Inputs (2K Product)     |
| DQ0 -3   | Data In/Out                     |
| Vss      | Ground                          |
| RAS      | Row Address Strobe              |
| CAS      | Column Address Strobe           |
| W        | Read/Write Input                |
| OE       | Data Outputs Enable             |
| Vcc      | Power (+5.0V)                   |
|          | Power (+3.3V)                   |
| N.C      | No Connection (2K Ref. product) |

**ABSOLUTE MAXIMUM RATINGS \***

| Parameter   | Symbol                             | Rating       |             | Units |
|---|------------------------------------|--------------|-------------|-------|
|   |                                    | 3.3V         | 5V          |       |
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | -1 to +7.0  | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | -1 to +7.0  | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | -55 to +150 | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | 1           | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | 50          | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | 3.3V               |     |                                    | 5V                 |     |                                  | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|--------------------|-----|----------------------------------|------|
|                    |                 | Min                | Typ | Max                                | Min                | Typ | Max                              |      |
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | 4.5                | 5.0 | 5.5                              | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | 0                  | 0   | 0                                | V    |
| Input High Voltage | V <sub>IH</sub> | 2.0                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | 2.4                | -   | V <sub>CC</sub> +1 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | -1.0 <sup>*2</sup> | -   | 0.8                              | V    |

\*1 : V<sub>CC</sub>+1.3V/15ns(3.3V), V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>.

\*2 : - 1.3V/15ns(3.3V), - 2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

|      | Parameter   | Symbol            | Min | Max | Units |
|------|---|-------------------|-----|-----|-------|
| 3.3V | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.3V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
|      | Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-2mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |
| 5V   | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
|      | Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-5mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =4.2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Symbol | Power       | Speed      | Max        |            |            |            | Units |
|--------|-------------|------------|------------|------------|------------|------------|-------|
|        |             |            | KM44V4000B | KM44V4100B | KM44C4000B | KM44C4100B |       |
| Icc1   | Don't care  | -5         | -          | -          | 90         | 110        | mA    |
|        |             | -6         | 80         | 100        | 80         | 100        | mA    |
|        |             | -7         | 70         | 90         | 70         | 90         | mA    |
|        |             | -8         | 60         | 80         | -          | -          | mA    |
| Icc2   | Normal<br>L | Don't care | 1          | 1          | 2          | 2          | mA    |
|        |             |            | 1          | 1          | 1          | 1          | mA    |
| Icc3   | Don't care  | -5         | -          | -          | 90         | 110        | mA    |
|        |             | -6         | 80         | 100        | 80         | 100        | mA    |
|        |             | -7         | 70         | 90         | 70         | 90         | mA    |
|        |             | -8         | 60         | 80         | -          | -          | mA    |
| Icc4   | Don't care  | -5         | -          | -          | 80         | 90         | mA    |
|        |             | -6         | 70         | 80         | 70         | 80         | mA    |
|        |             | -7         | 60         | 70         | 60         | 70         | mA    |
|        |             | -8         | 50         | 60         | -          | -          | mA    |
| Icc5   | Normal<br>L | Don't care | 0.5        | 0.5        | 1          | 1          | mA    |
|        |             |            | 0.3        | 0.3        | 0.3        | 0.3        | mA    |
| Icc6   | Don't care  | -5         | -          | -          | 90         | 110        | mA    |
|        |             | -6         | 80         | 100        | 80         | 100        | mA    |
|        |             | -7         | 70         | 90         | 70         | 90         | mA    |
|        |             | -8         | 60         | 80         | -          | -          | mA    |
| Icc7   | L           | Don't care | 450        | 400        | 450        | 400        | μA    |
| Icc8   | L           | Don't care | 250        | 250        | 300        | 300        | μA    |

Icc1\* : Operating Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @tRC=min.)

Icc2 : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$ )

Icc3\* :  $\overline{RAS}$ -only Refresh Current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$  cycling @tRC=min.)

Icc4\* : Fast Page Mode Current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @tPC=min.)

Icc5 : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$ )

Icc6\* :  $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage( $V_{IH}$ )= $V_{CC}-0.2V$ , Input low voltage( $V_{IL}$ )= $0.2V$ ,  $\overline{CAS}=0.2V$

Din = Don't care, tRC = 31.25μs(4K/L-ver), 62.5μs(2K/L-ver)

tRAS=tRASmin~300ns

Icc8 : Self Refresh Current

$\overline{RAS}=\overline{CAS}=0.2V$ ,  $\overline{W}=\overline{OE}=A0 \sim A11 = V_{CC}-0.2V$  or  $0.2V$ , DQ0 ~ DQ3=  $V_{CC}-0.2V$ ,  $0.2V$  or Open

\* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In Icc4, address can be changed maximum once within one fast page mode cycle time, tPC.

**KM44C4000B, KM44C4100B**  
**KM44V4000B, KM44V4100B**

**CMOS DRAM**

**CAPACITANCE** ( $T_A=25^\circ\text{C}$ ,  $V_{CC}=5\text{V}$  or  $3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter  | Symbol    | Min | Max | Unit |
|--|-----------|-----|-----|------|
| Input capacitance [A0 - A11]   | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , W, OE] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ3]   | $C_{DO}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 1,2)

Test condition(5V device) :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.4/0.4\text{V}$

Test condition(3.3V device) :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{IH}/V_{IL}=2.0/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

| Parameter   | Symbol           | - 5*1 |     | - 6 |     | - 7 |     | - 8*2 |     | Units | Notes |
|---|------------------|-------|-----|-----|-----|-----|-----|-------|-----|-------|-------|
|   |                  | Min   | Max | Min | Max | Min | Max | Min   | Max |       |       |
| Random read or write cycle time                                   | t <sub>RC</sub>  | 90    |     | 110 |     | 130 |     | 150   |     | ns    |       |
| Read-modify-write cycle time                                      | t <sub>RWC</sub> | 133   |     | 155 |     | 185 |     | 205   |     | ns    |       |
| Access time from $\overline{\text{RAS}}$                          | t <sub>RAC</sub> |       | 50  |     | 60  |     | 70  |       | 80  | ns    | 3,4,9 |
| Access time from $\overline{\text{CAS}}$                          | t <sub>CAC</sub> |       | 13  |     | 15  |     | 20  |       | 20  | ns    | 3,4   |
| Access time from column address                                   | t <sub>AA</sub>  |       | 25  |     | 30  |     | 35  |       | 40  | ns    | 3,9   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | t <sub>CLZ</sub> | 0     |     | 0   |     | 0   |     | 0     |     | ns    | 3     |
| Output buffer turn-off delay                                      | t <sub>OFF</sub> | 0     | 13  | 0   | 15  | 0   | 20  | 0     | 20  | ns    | 5     |
| Transition time (rise and fall)                                   | t <sub>T</sub>   | 3     | 50  | 3   | 50  | 3   | 50  | 3     | 50  | ns    | 2     |
| $\overline{\text{RAS}}$ precharge time                            | t <sub>RP</sub>  | 30    |     | 40  |     | 50  |     | 60    |     | ns    |       |
| $\overline{\text{RAS}}$ pulse width                               | t <sub>RAS</sub> | 50    | 10K | 60  | 10K | 70  | 10K | 80    | 10K | ns    |       |
| $\overline{\text{RAS}}$ hold time                                 | t <sub>RS</sub>  | 13    |     | 15  |     | 20  |     | 20    |     | ns    |       |
| $\overline{\text{CAS}}$ hold time                                 | t <sub>CS</sub>  | 50    |     | 60  |     | 70  |     | 80    |     | ns    |       |
| $\overline{\text{CAS}}$ pulse width                               | t <sub>CAS</sub> | 13    | 10K | 15  | 10K | 20  | 10K | 20    | 10K | ns    |       |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | t <sub>RCD</sub> | 20    | 37  | 20  | 45  | 20  | 50  | 20    | 60  | ns    | 4     |
| $\overline{\text{RAS}}$ to column address delay time              | t <sub>RAD</sub> | 15    | 25  | 15  | 30  | 15  | 35  | 15    | 40  | ns    | 9     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | t <sub>CRP</sub> | 5     |     | 5   |     | 5   |     | 5     |     | ns    |       |
| Row address set-up time   | t <sub>ASR</sub> | 0     |     | 0   |     | 0   |     | 0     |     | ns    |       |
| Row address hold time   | t <sub>RAH</sub> | 10    |     | 10  |     | 10  |     | 10    |     | ns    |       |
| Column address set-up time  | t <sub>ASC</sub> | 0     |     | 0   |     | 0   |     | 0     |     | ns    |       |
| Column address hold time  | t <sub>CAH</sub> | 10    |     | 10  |     | 15  |     | 15    |     | ns    |       |
| Column address to $\overline{\text{RAS}}$ lead time               | t <sub>RAL</sub> | 25    |     | 30  |     | 35  |     | 40    |     | ns    |       |
| Read command set-up time  | t <sub>RCS</sub> | 0     |     | 0   |     | 0   |     | 0     |     | ns    |       |
| Read command hold time referenced to $\overline{\text{CAS}}$      | t <sub>RCH</sub> | 0     |     | 0   |     | 0   |     | 0     |     | ns    | 7     |
| Read command hold time referenced to $\overline{\text{RAS}}$      | t <sub>RRH</sub> | 0     |     | 0   |     | 0   |     | 0     |     | ns    | 7     |
| Write command hold time   | t <sub>WCH</sub> | 10    |     | 10  |     | 15  |     | 15    |     | ns    |       |
| Write command pulse width   | t <sub>WP</sub>  | 10    |     | 10  |     | 15  |     | 15    |     | ns    |       |
| Write command to $\overline{\text{RAS}}$ lead time                | t <sub>RWL</sub> | 15    |     | 15  |     | 20  |     | 20    |     | ns    |       |
| Write command to $\overline{\text{CAS}}$ lead time                | t <sub>CWL</sub> | 13    |     | 15  |     | 20  |     | 20    |     | ns    |       |

Note) \*1 : 5V only, \*2 : 3.3V only

2

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , See note 1,2)

Test condition (5V device) :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.4/0.4\text{V}$

Test condition(3.3V device) :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{IH}/V_{IL}=2.0/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

| Parameter  | Symbol | - 5 <sup>*1</sup> |      | - 6 |      | - 7 |      | - 8 <sup>*2</sup> |      | Units | Notes |
|--|--------|-------------------|------|-----|------|-----|------|-------------------|------|-------|-------|
|  |        | Min               | Max  | Min | Max  | Min | Max  | Min               | Max  |       |       |
| Data set-up time   | tDS    | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 8     |
| Data hold time   | tDH    | 10                |      | 10  |      | 15  |      | 15                |      | ns    | 8     |
| Refresh period (2K, Normal)  | tREF   |                   | 32   |     | 32   |     | 32   |                   | 32   | ms    |       |
| Refresh period (4K, Normal)  | tREF   |                   | 64   |     | 64   |     | 64   |                   | 64   | ms    |       |
| Refresh period (L-ver)   | tREF   |                   | 128  |     | 128  |     | 128  |                   | 128  | ms    |       |
| Write command set-up time  | tWCS   | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 6     |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time  | tCWD   | 36                |      | 40  |      | 50  |      | 50                |      | ns    | 6     |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time  | tRWD   | 73                |      | 85  |      | 100 |      | 110               |      | ns    | 6     |
| Column address to $\overline{\text{W}}$ delay time   | tAWD   | 48                |      | 55  |      | 65  |      | 70                |      | ns    | 6     |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time                                  | tCPWD  | 53                |      | 60  |      | 70  |      | 75                |      | ns    | 6     |
| $\overline{\text{CAS}}$ set-up time( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh) | tCSR   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)  | tCHR   | 10                |      | 10  |      | 15  |      | 15                |      | ns    |       |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time                                      | tRPC   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time ( $\overline{\text{CBR}}$ counter test cycle)                   | tCPT   | 20                |      | 20  |      | 30  |      | 30                |      | ns    |       |
| Access time from $\overline{\text{CAS}}$ precharge   | tCPA   |                   | 30   |     | 35   |     | 40   |                   | 45   | ns    | 3     |
| Fast Page mode cycle time  | tPC    | 35                |      | 40  |      | 45  |      | 50                |      | ns    |       |
| Fast Page mode read-modify-write cycle time  | tPRWC  | 76                |      | 85  |      | 100 |      | 105               |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time (Fast page cycle)   | tCP    | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| $\overline{\text{RAS}}$ pulse width (Fast page cycle)  | tRASP  | 50                | 200K | 60  | 200K | 70  | 200K | 80                | 200K | ns    |       |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge                               | tRHCP  | 30                |      | 35  |      | 40  |      | 45                |      | ns    |       |
| $\overline{\text{OE}}$ access time   | tOEA   |                   | 13   |     | 15   |     | 20   |                   | 20   | ns    |       |
| $\overline{\text{OE}}$ to data delay   | tOED   | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Out put buffer turn off delay time from $\overline{\text{OE}}$   | tOEZ   | 0                 | 13   | 0   | 15   | 0   | 20   | 0                 | 20   | ns    |       |
| $\overline{\text{OE}}$ command hold time   | tOEH   | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Write command set-up time (Test mode in)   | tWTS   | 10                |      | 10  |      | 10  |      | 10                |      | ns    | 10    |
| Write command hold time (Test mode in)   | tWTH   | 10                |      | 10  |      | 10  |      | 10                |      | ns    | 10    |
| $\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time ( $\overline{\text{C-B-R}}$ refresh)   | tWRP   | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| $\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time ( $\overline{\text{C-B-R}}$ refresh)        | tWRH   | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| $\overline{\text{RAS}}$ pulse width ( $\overline{\text{C-B-R}}$ self refresh)                          | tRASS  | 100               |      | 100 |      | 100 |      | 100               |      | us    | 12    |
| $\overline{\text{RAS}}$ precharge time ( $\overline{\text{C-B-R}}$ self refresh)                       | tRPS   | 90                |      | 110 |      | 130 |      | 150               |      | ns    | 12    |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{C-B-R}}$ self refresh)                            | tCHS   | -50               |      | -50 |      | -50 |      | -50               |      | ns    | 12    |

Note) \*1 : 5V only, \*2 : 3.3V only



TEST MODE CYCLE

(Note. 10, 11)

| Parameter                                   | Symbol | -5 <sup>*1</sup> |      | -6  |      | -7  |      | -8 <sup>*2</sup> |      | Units | Notes |
|---|--------|------------------|------|-----|------|-----|------|------------------|------|-------|-------|
|   |        | Min              | Max  | Min | Max  | Min | Max  | Min              | Max  |       |       |
| Random read or write cycle time             | tRC    | 95               |      | 115 |      | 135 |      | 155              |      | ns    |       |
| Read-modify-write cycle time                | tRWC   | 138              |      | 160 |      | 190 |      | 210              |      | ns    |       |
| Access time from RAS                        | tRAC   |                  | 55   |     | 65   |     | 75   |                  | 85   | ns    | 3,4,9 |
| Access time from CAS                        | tCAC   |                  | 18   |     | 20   |     | 25   |                  | 25   | ns    | 3,4   |
| Access time from column address             | tAA    |                  | 30   |     | 35   |     | 40   |                  | 45   | ns    | 3,9   |
| RAS pulse width                             | tRAS   | 55               | 10K  | 65  | 10K  | 75  | 10K  | 85               | 10K  | ns    |       |
| CAS pulse width                             | tCAS   | 18               | 10K  | 20  | 10K  | 25  | 10K  | 25               | 10K  | ns    |       |
| RAS hold time                               | tRSH   | 18               |      | 20  |      | 25  |      | 25               |      | ns    |       |
| CAS hold time                               | tCSH   | 55               |      | 65  |      | 75  |      | 85               |      | ns    |       |
| Column address to RAS lead time             | tRAL   | 30               |      | 35  |      | 40  |      | 45               |      | ns    |       |
| CAS to W delay time                         | tCWD   | 41               |      | 45  |      | 55  |      | 55               |      | ns    | 6     |
| RAS to W delay time                         | tRWD   | 78               |      | 90  |      | 105 |      | 115              |      | ns    | 6     |
| Column address to W delay time              | tAWD   | 53               |      | 60  |      | 70  |      | 75               |      | ns    | 6     |
| CAS precharge to W delay time               | tCPWD  | 58               |      | 65  |      | 75  |      | 80               |      | ns    | 6     |
| Fast Page mode cycle time                   | tPC    | 40               |      | 45  |      | 50  |      | 55               |      | ns    |       |
| Fast page mode read-modify-write cycle time | tPRWC  | 81               |      | 90  |      | 105 |      | 110              |      | ns    |       |
| RAS pulse width (Fast page cycle)           | tRASP  | 55               | 200K | 65  | 200K | 75  | 200K | 85               | 200K | ns    |       |
| Access time form CAS precharge              | tCPA   |                  | 35   |     | 40   |     | 45   |                  | 50   | ns    | 3     |
| OE access time                              | tOEA   |                  | 18   |     | 20   |     | 25   |                  | 25   | ns    |       |
| OE to data delay                            | tOED   | 18               |      | 20  |      | 25  |      | 25               |      | ns    |       |
| OE command hold time                        | tOEH   | 18               |      | 20  |      | 25  |      | 25               |      | ns    |       |

Note) \*1 : 5V only, \*2: 3.3V only

2

**NOTES**

1. An initial pause of 200us is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V device)/1 TTL(3.3V device) loads and 100pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
6.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$ ,  $t_{AWD} \geq t_{AWD}(\min)$  and  $t_{CPWD} \geq t_{CPWD}(\min)$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
7. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
8. These parameters are referenced to the  $\overline{CAS}$  falling edge in early write cycles and to the  $\overline{W}$  falling edge in read-modify-write cycles.
9. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
10. These specifications are applied in the test mode.
11. In test mode read cycle, the values of  $t_{RAC}$ ,  $t_{AA}$  and  $t_{CAC}$  are delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding 5ns to the specified value in this data sheet.
12. For all of the refresh modes except for distributed  $\overline{CAS}$ -Before- $\overline{RAS}$  refresh, 4096(4K Ref.)/2048(2K Ref.) cycles of burst refresh must be executed within 16ms before and after self-refresh in order to meet refresh specification.

4M x 4 Bit CMOS Quad CAS DRAM with Fast Page Mode

DESCRIPTION

This is a family of 4,194,304 x 4bit Quad  $\overline{\text{CAS}}$  with Fast Page Mode DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Refresh cycle (2K Ref. or 4K Ref.), access time (-5, -6 or -7), power consumption (Normal, Low power) and package type (SOJ or TSOP-II) are optional features of this family. All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, self-refresh operation is available in L-version. Four separate  $\overline{\text{CAS}}$  pins provide for separate I/O operation allowing this device to operate in parity mode.

This 4Mx4 Fast Page mode Quad  $\overline{\text{CAS}}$  DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.



FEATURES

- Part Identification
  - KM44C4003B/B-L (5V, 4K Ref.)
  - KM44C4103B/B-L (5V, 2K Ref.)
- Active Power Dissipation Unit : mW

| Speed | Refresh Cycle |     |
|-------|---------------|-----|
|       | 4K            | 2K  |
| -5    | 495           | 605 |
| -6    | 440           | 550 |
| -7    | 385           | 495 |
- Fast Page Mode operation
- Four separate  $\overline{\text{CAS}}$  pins provide for separate I/O operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver)
- Fast parallel test mode capability
- TTL compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V±10% power supply


Refresh cycles

| Part NO. | Refresh cycle | Refresh period |       |
|----------|---------------|----------------|-------|
|          |               | Normal         | L     |
| C4003B   | 4K            | 64ms           | 128ms |
| C4103B   | 2K            | 32ms           |       |

Performance range


| Speed | t <sub>RAC</sub> | t <sub>CAC</sub> | t <sub>RC</sub> | t <sub>PC</sub> |
|-------|------------------|------------------|-----------------|-----------------|
| -5    | 50ns             | 13ns             | 90ns            | 35ns            |
| -6    | 60ns             | 15ns             | 110ns           | 40ns            |
| -7    | 70ns             | 20ns             | 130ns           | 45ns            |

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



\* A11 is N.C for KM44C4103B (5V, 2K Ref. product)

K : 300mil 28 SOJ

S : 300mil 28 TSOP II

| Pin Name  | Pin Function                |
|-----------|-----------------------------|
| A0 ~ A11  | Address Inputs (4K product) |
| A0 ~ A10  | Address Inputs (2K product) |
| DQ0 ~ 3   | Data In/Out                 |
| Vss       | Ground                      |
| RAS       | Row Address Strobe          |
| CAS0~CAS3 | Column Address Strobe       |
| W         | Read/Write Input            |
| OE        | Data Output Enable          |
| Vcc       | Power (+5.0V)               |
| N.C       | No Connection               |

**ABSOLUTE MAXIMUM RATINGS \***

| Parameter   | Symbol                             | Rating      | Units |
|---|------------------------------------|-------------|-------|
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -1 to +7.0  | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -1 to +7.0  | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150 | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1           | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50          | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | Min                | Typ | Max                              | Unit |
|--------------------|-----------------|--------------------|-----|----------------------------------|------|
| Supply Voltage     | V <sub>CC</sub> | 4.5                | 5.0 | 5.5                              | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                | V    |
| Input High Voltage | V <sub>IH</sub> | 2.4                | -   | V <sub>CC</sub> +1 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -1.0 <sup>*2</sup> | -   | 0.8                              | V    |

\*1 : V<sub>CC</sub>+2.0V /20ns, Pulse width is measured at V<sub>CC</sub>.

\*2 : - 2.0V/20ns, Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Parameter   | Symbol            | Min | Max | Units |
|---|-------------------|-----|-----|-------|
| Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
| Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
| Output High Voltage Level (I <sub>OH</sub> =-5mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
| Output Low Voltage Level (I <sub>OL</sub> =4.2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Symbol           | Power       | Speed      | Max        |            | Units |
|------------------|-------------|------------|------------|------------|-------|
|                  |             |            | KM44C4003B | KM44C4103B |       |
| I <sub>CC1</sub> | Don't care  | -5         | 90         | 110        | mA    |
|                  |             | -6         | 80         | 100        | mA    |
|                  |             | -7         | 70         | 90         | mA    |
| I <sub>CC2</sub> | Normal<br>L | Don't care | 2          | 2          | mA    |
|                  |             |            | 1          | 1          | mA    |
| I <sub>CC3</sub> | Don't care  | -5         | 90         | 110        | mA    |
|                  |             | -6         | 80         | 100        | mA    |
|                  |             | -7         | 70         | 90         | mA    |
| I <sub>CC4</sub> | Don't care  | -5         | 80         | 90         | mA    |
|                  |             | -6         | 70         | 80         | mA    |
|                  |             | -7         | 60         | 70         | mA    |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 1          | 1          | mA    |
|                  |             |            | 300        | 300        | μA    |
| I <sub>CC6</sub> | Don't care  | -5         | 90         | 110        | mA    |
|                  |             | -6         | 80         | 100        | mA    |
|                  |             | -7         | 70         | 90         | mA    |
| I <sub>CC7</sub> | L           | Don't care | 450        | 400        | μA    |
| I <sub>CCS</sub> | L           | Don't care | 300        | 300        | μA    |

I<sub>CC1</sub>\* : Operating Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -only Refresh Current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Static Column Mode Current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @t<sub>PC</sub>=min.)

I<sub>CC5</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V<sub>IH</sub>)=V<sub>CC</sub>-0.2V, Input low voltage(V<sub>IL</sub>)=0.2V,  $\overline{CAS}=0.2V$

D<sub>in</sub> = Don't care, T<sub>RC</sub>= 31.25μs (4K/L-ver), 62.5μs (2K/L-ver)

T<sub>RAS</sub>=T<sub>RASmin</sub>~300 ns

I<sub>CCS</sub> : Self Refresh Current

$\overline{RAS}=\overline{CAS}=0.2V$ ,  $\overline{W}=\overline{OE}=A0 \sim A11 = V_{CC}-0.2V$  or 0.2V, DQ0 ~ DQ3= V<sub>CC</sub>-0.2V, 0.2V or Open

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one fast page mode cycle time, t<sub>PC</sub>.

**CAPACITANCE** ( $T_A=25^\circ\text{C}$ ,  $V_{CC}=5\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter  | Symbol    | Min | Max | Unit |
|--|-----------|-----|-----|------|
| Input capacitance [A0 - A11]   | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}_x$ , $\overline{\text{W}}$ , $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ3]   | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 1,2)

Test condition :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{ih}/V_{il}=2.4/0.8\text{V}$ ,  $V_{oh}/V_{ol}=2.4/0.4\text{V}$

| Parameter   | Symbol | - 5 |     | - 6 |     | - 7 |     | Units | Notes  |
|---|--------|-----|-----|-----|-----|-----|-----|-------|--------|
|   |        | Min | Max | Min | Max | Min | Max |       |        |
| Random read or write cycle time                                   | tRC    | 90  |     | 110 |     | 130 |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 133 |     | 155 |     | 185 |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |     | 50  |     | 60  |     | 70  | ns    | 3,4,9  |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |     | 13  |     | 15  |     | 20  | ns    | 3,4,16 |
| Access time from column address                                   | tAA    |     | 25  |     | 30  |     | 35  | ns    | 3,9    |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 0   |     | 0   |     | 0   |     | ns    | 3,16   |
| Output buffer turn-off delay                                      | tOFF   | 0   | 13  | 0   | 15  | 0   | 20  | ns    | 5      |
| Transition time (rise and fall)                                   | tT     | 3   | 50  | 3   | 50  | 3   | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30  |     | 40  |     | 50  |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50  | 10K | 60  | 10K | 70  | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 13  |     | 15  |     | 20  |     | ns    | 14     |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 50  |     | 60  |     | 70  |     | ns    | 15     |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 13  | 10K | 15  | 10K | 20  | 10K | ns    | 22     |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20  | 37  | 20  | 45  | 20  | 50  | ns    | 4,14   |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15  | 25  | 15  | 30  | 15  | 35  | ns    | 9      |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5   |     | 5   |     | 5   |     | ns    | 15     |
| Row address set-up time   | tASR   | 0   |     | 0   |     | 0   |     | ns    |        |
| Row address hold time   | tRAH   | 10  |     | 10  |     | 10  |     | ns    |        |
| Column address set-up time  | tASC   | 0   |     | 0   |     | 0   |     | ns    | 14     |
| Column address hold time  | tCAH   | 10  |     | 10  |     | 15  |     | ns    | 14     |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25  |     | 30  |     | 35  |     | ns    |        |
| Read command set-up time  | tRCS   | 0   |     | 0   |     | 0   |     | ns    | 14     |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0   |     | 0   |     | 0   |     | ns    | 7,15   |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0   |     | 0   |     | 0   |     | ns    | 7      |
| Write command hold time   | tWCH   | 10  |     | 10  |     | 15  |     | ns    | 22     |
| Write command pulse width   | tWP    | 10  |     | 10  |     | 55  |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 15  |     | 15  |     | 20  |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 13  |     | 15  |     | 20  |     | ns    | 15     |



**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , See note 1,2)

Test condition :  $V_{CC} = 5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL} = 2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL} = 2.4/0.4\text{V}$

| Parameter                                   | Symbol | - 5 |      | - 6 |      | - 7 |      | Units | Notes |
|---|--------|-----|------|-----|------|-----|------|-------|-------|
|   |        | Min | Max  | Min | Max  | Min | Max  |       |       |
| Data set-up time                            | tDS    | 0   |      | 0   |      | 0   |      | ns    | 8     |
| Data hold time                              | tDH    | 10  |      | 10  |      | 15  |      | ns    | 8     |
| Refresh period(2K, Normal)                  | tREF   |     | 32   |     | 32   |     | 32   | ms    |       |
| Refresh period(4K, Normal)                  | tREF   |     | 64   |     | 64   |     | 64   | ms    |       |
| Refresh period(L-ver)                       | tREF   |     | 128  |     | 128  |     | 128  | ms    |       |
| Write command set-up time                   | tWCS   | 0   |      | 0   |      | 0   |      | ns    | 6,14  |
| CAS to W delay time                         | tCWD   | 36  |      | 40  |      | 50  |      | ns    | 6,14  |
| RAS to W delay time                         | tRWD   | 73  |      | 85  |      | 100 |      | ns    | 6     |
| Column address to W delay time              | tAWD   | 48  |      | 55  |      | 65  |      | ns    | 6     |
| CAS precharge to W delay time               | tCPWD  | 53  |      | 60  |      | 70  |      | ns    | 6     |
| CAS set-up time (CAS-before-RAS refresh)    | tCSR   | 5   |      | 5   |      | 5   |      | ns    | 14    |
| CAS hold time (CAS-before-RAS refresh)      | tCHR   | 10  |      | 10  |      | 15  |      | ns    | 15    |
| RAS to CAS precharge time                   | tRPC   | 5   |      | 5   |      | 5   |      | ns    |       |
| CAS precharge time(CBR counter test cycle)  | tCPT   | 20  |      | 20  |      | 30  |      | ns    |       |
| Access time from CAS precharge              | tCPA   |     | 30   |     | 35   |     | 40   | ns    | 3,16  |
| Fast Page mode cycle time                   | tPC    | 35  |      | 40  |      | 45  |      | ns    | 17    |
| Fast Page mode read-modify-write cycle time | tPRWC  | 76  |      | 85  |      | 100 |      | ns    | 17    |
| CAS precharge time (Fast page cycle)        | tCP    | 10  |      | 10  |      | 10  |      | ns    | 18    |
| RAS pulse width (Fast page cycle)           | tRASP  | 50  | 200K | 60  | 200K | 70  | 200K | ns    |       |
| RAS hold time from CAS precharge            | tRHCP  | 30  |      | 35  |      | 40  |      | ns    |       |
| OE access time                              | tOEA   |     | 13   |     | 15   |     | 20   | ns    | 19    |
| OE to data delay                            | tOED   | 13  |      | 15  |      | 20  |      | ns    | 20    |
| Output buffer turn off delay time from OE   | tOEZ   | 0   | 13   | 0   | 15   | 0   | 20   | ns    | 5     |
| OE command hold time                        | tOEH   | 13  |      | 15  |      | 20  |      | ns    |       |
| Write command set-up time (Test mode in)    | tWTS   | 10  |      | 10  |      | 10  |      | ns    | 10    |
| Write command hold time (Test mode in)      | tWTH   | 10  |      | 10  |      | 10  |      | ns    | 10    |
| W to RAS precharge time (C-B-R refresh)     | tWRP   | 10  |      | 10  |      | 10  |      | ns    |       |
| W to RAS hold time (C-B-R refresh)          | tWRH   | 10  |      | 10  |      | 10  |      | ns    |       |
| RAS pulse width (C-B-R self refresh)        | tRASS  | 100 |      | 100 |      | 100 |      | us    | 12    |
| RAS precharge time (C-B-R self refresh)     | tRPS   | 90  |      | 110 |      | 130 |      | ns    | 12    |
| CAS hold time (C-B-R self refresh)          | tCHS   | -50 |      | -50 |      | -50 |      | ns    | 12    |
| Hold time CAS low to CAS high               | tCLCH  | 5   |      | 5   |      | 5   |      | ns    | 13,23 |



TEST MODE CYCLE

(Note. 10, 11)

| Parameter   | Symbol | - 5 |      | - 6 |      | - 7 |      | Unit | Notes |
|---|--------|-----|------|-----|------|-----|------|------|-------|
|   |        | Min | Max  | Min | Max  | Min | Max  |      |       |
| Random read or write cycle time                                       | tRC    | 95  |      | 115 |      | 135 |      | ns   |       |
| Read-modify-write cycle time  | tRWC   | 138 |      | 160 |      | 190 |      | ns   |       |
| Access time from $\overline{\text{RAS}}$                              | tRAC   |     | 55   |     | 65   |     | 75   | ns   | 3,4,9 |
| Access time from $\overline{\text{CAS}}$                              | tCAC   |     | 18   |     | 20   |     | 25   | ns   | 3,4   |
| Access time from column address                                       | tAA    |     | 30   |     | 35   |     | 40   | ns   | 3,9   |
| $\overline{\text{RAS}}$ pulse width                                   | tRAS   | 55  | 10K  | 65  | 10K  | 75  | 10K  | ns   |       |
| $\overline{\text{CAS}}$ pulse width                                   | tCAS   | 18  | 10K  | 20  | 10K  | 25  | 10K  | ns   |       |
| $\overline{\text{RAS}}$ hold time                                     | tRSH   | 18  |      | 20  |      | 25  |      | ns   |       |
| $\overline{\text{CAS}}$ hold time                                     | tCSH   | 55  |      | 65  |      | 75  |      | ns   |       |
| Column address to $\overline{\text{RAS}}$ lead time                   | tRAL   | 30  |      | 35  |      | 40  |      | ns   |       |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time           | tCWD   | 41  |      | 45  |      | 55  |      | ns   | 6     |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time           | tRWD   | 78  |      | 90  |      | 105 |      | ns   | 6     |
| Column address to $\overline{\text{W}}$ delay time                    | tAWD   | 53  |      | 60  |      | 70  |      | ns   | 6     |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time | tCPWD  | 58  |      | 65  |      | 75  |      | ns   | 6     |
| Fast Page mode cycle time   | tPC    | 40  |      | 45  |      | 50  |      | ns   |       |
| Fast page mode read-modify-write cycle time                           | tPRWC  | 81  |      | 90  |      | 105 |      | ns   |       |
| $\overline{\text{RAS}}$ pulse width (Fast page cycle)                 | tRASP  | 55  | 200K | 65  | 200K | 75  | 200K | ns   |       |
| Access time form $\overline{\text{CAS}}$ precharge                    | tCPA   |     | 35   |     | 40   |     | 45   | ns   | 3     |
| $\overline{\text{OE}}$ access time                                    | tOEA   |     | 18   |     | 20   |     | 25   | ns   |       |
| $\overline{\text{OE}}$ to data delay                                  | tOED   | 18  |      | 20  |      | 25  |      | ns   |       |
| $\overline{\text{OE}}$ command hold time                              | tOEH   | 18  |      | 20  |      | 25  |      | ns   |       |


2

## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
6.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$ ,  $t_{AWD} \geq t_{AWD}(\min)$  and  $t_{CPWD} \geq t_{CPWD}(\min)$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
7. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
8. These parameters are referenced to the  $\overline{CAS}$  falling edge in early write cycles and to the  $\overline{W}$  falling edge in read-modify-write cycles.
9. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
10. These specifications are applied in the test mode.
11. In test mode read cycle, the values of  $t_{RAC}$ ,  $t_{AA}$  and  $t_{CAC}$  are delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding 5ns to the specified value in this data sheet.
12. For all of the refresh modes except for distributed  $\overline{CAS}$ -Before- $\overline{RAS}$  refresh, 4096(4K Ref.)/2048(2K Ref.) cycles of burst refresh must be executed within 16ms before and after self-refresh in order to meet refresh specification.
13. In order to hold the address latched by the first  $\overline{CAS}$  going low, the parameter  $t_{CLCH}$  must be met.
14. The first falling  $\overline{CAS}_x$  edge to go low.
15. The last rising  $\overline{CAS}_x$  edge to go high.
16. Output parameter is referenced to corresponding  $\overline{CAS}_x$  input.
17. The last rising  $\overline{CAS}_x$  edge to next cycle's last rising  $\overline{CAS}_x$  edge.
18. The last rising  $\overline{CAS}_x$  edge to first falling  $\overline{CAS}_x$  edge.
19. The first  $DQ_x$  controlled by the first  $\overline{CAS}_x$  to go low.
20. The last  $DQ_x$  controlled by the last  $\overline{CAS}_x$  to go high.
21. Each  $\overline{CAS}_x$  must meet minimum pulse width.
22. The last  $\overline{CAS}_x$  to go low.
23. The last falling  $\overline{CAS}_x$  edge to the first rising  $\overline{CAS}_x$  edge.



**PIN CONFIGURATION (Top Views)**



\* A11 is N.C for KM44C/V4104B (5V/3.3V, 2K Ref. product)

K : 300mil 26(24) SOJ

S : 300mil 26(24) TSOP II

| Pin Name    | Pin Function                    |
|-------------|---------------------------------|
| A0 ~ A11    | Address Inputs (4K Product)     |
| A0 ~ A10    | Address Inputs (2K Product)     |
| DQ0 ~ 3     | Data In/Out                     |
| Vss         | Ground                          |
| $\bar{RAS}$ | Row Address Strobe              |
| $\bar{CAS}$ | Column Address Strobe           |
| $\bar{W}$   | Read/Write Input                |
| $\bar{OE}$  | Data Outputs Enable             |
| Vcc         | Power (+5.0V)                   |
|             | Power (+3.3V)                   |
| N.C         | No Connection (2K Ref. product) |

**ABSOLUTE MAXIMUM RATINGS \***

| Parameter   | Symbol                             | Rating       |             | Units |
|---|------------------------------------|--------------|-------------|-------|
|   |                                    | 3.3V         | 5V          |       |
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | -1 to +7.0  | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | -1 to +7.0  | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | -55 to +150 | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | 1           | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | 50          | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**2**

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | 3.3V               |     |                                    | 5V                 |     |                                  | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|--------------------|-----|----------------------------------|------|
|                    |                 | Min                | Typ | Max                                | Min                | Typ | Max                              |      |
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | 4.5                | 5.0 | 5.5                              | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | 0                  | 0   | 0                                | V    |
| Input High Voltage | V <sub>IH</sub> | 2.0                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | 2.4                | -   | V <sub>CC</sub> +1 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | -1.0 <sup>*2</sup> | -   | 0.8                              | V    |

\*1 : V<sub>CC</sub>+1.3V/15ns(3.3V), V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>.

\*2 : - 1.3V/15ns(3.3V), - 2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

|      | Parameter   | Symbol            | Min | Max | Units |
|------|---|-------------------|-----|-----|-------|
| 3.3V | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.3V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
|      | Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-2mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |
| 5V   | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
|      | Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-5mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =4.2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Symbol           | Power       | Speed      | Max        |            |            |            | Units |
|------------------|-------------|------------|------------|------------|------------|------------|-------|
|                  |             |            | KM44V4004B | KM44V4104B | KM44C4004B | KM44C4104B |       |
| I <sub>CC1</sub> | Don't care  | -5         | -          | -          | 90         | 110        | mA    |
|                  |             | -6         | 80         | 100        | 80         | 100        | mA    |
|                  |             | -7         | 70         | 90         | 70         | 90         | mA    |
|                  |             | -8         | 60         | 80         | -          | -          | mA    |
| I <sub>CC2</sub> | Normal<br>L | Don't care | 1          | 1          | 2          | 2          | mA    |
|                  |             |            | 1          | 1          | 1          | 1          | mA    |
| I <sub>CC3</sub> | Don't care  | -5         | -          | -          | 90         | 110        | mA    |
|                  |             | -6         | 80         | 100        | 80         | 100        | mA    |
|                  |             | -7         | 70         | 90         | 70         | 90         | mA    |
|                  |             | -8         | 60         | 80         | -          | -          | mA    |
| I <sub>CC4</sub> | Don't care  | -5         | -          | -          | 100        | 110        | mA    |
|                  |             | -6         | 90         | 100        | 90         | 100        | mA    |
|                  |             | -7         | 80         | 90         | 80         | 90         | mA    |
|                  |             | -8         | 70         | 80         | -          | -          | mA    |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 0.5        | 0.5        | 1          | 1          | mA    |
|                  |             |            | 0.3        | 0.3        | 0.3        | 0.3        | mA    |
| I <sub>CC6</sub> | Don't care  | -5         | -          | -          | 90         | 110        | mA    |
|                  |             | -6         | 80         | 100        | 80         | 100        | mA    |
|                  |             | -7         | 70         | 90         | 70         | 90         | mA    |
|                  |             | -8         | 60         | 80         | -          | -          | mA    |
| I <sub>CC7</sub> | L           | Don't care | 450        | 400        | 450        | 400        | μA    |
| I <sub>CC8</sub> | L           | Don't care | 250        | 250        | 300        | 300        | μA    |

I<sub>CC1</sub>\* : Operating Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -only Refresh Current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Hyper Page Mode Current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @t<sub>HPC</sub>=min.)

I<sub>CC5</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V<sub>IH</sub>)=V<sub>CC</sub>-0.2V, Input low voltage(V<sub>IL</sub>)=0.2V,  $\overline{CAS}=0.2V$

Din = Don't care, T<sub>RC</sub>= 31.25μs(4K/L-ver), 62.5μs(2K/L-ver),

T<sub>RAS</sub>=T<sub>RASmin</sub>~300ns

I<sub>CC8</sub> : Self Refresh Current

$\overline{RAS}=\overline{CAS}=0.2V$ ,  $\overline{W}=\overline{OE}=A0 \sim A11 = V_{CC}-0.2V$  or 0.2V, DQ0 ~ DQ3= V<sub>CC</sub>-0.2V, 0.2V or Open

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one hyper page mode cycle time, t<sub>HPC</sub>.

**KM44C4004B, KM44C4104B**  
**KM44V4004B, KM44V4104B**

**CMOS DRAM**

**CAPACITANCE** ( $T_A=25^\circ\text{C}$ ,  $V_{CC}=5\text{V}$  or  $3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter  | Symbol    | Min | Max | Unit |
|--|-----------|-----|-----|------|
| Input capacitance [A0 - A11]   | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{W}}$ , $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ3]   | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 1,2)

Test condition (5V device) :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{ih}/V_{il}=2.4/0.8\text{V}$ ,  $V_{oh}/V_{ol}=2.0/0.8\text{V}$

Test condition (3.3V device) :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{ih}/V_{il}=2.0/0.8\text{V}$ ,  $V_{oh}/V_{ol}=2.0/0.8\text{V}$

| Parameter   | Symbol | - 5 <sup>*1</sup> |     | - 6 |     | - 7 |     | - 8 <sup>*2</sup> |     | Units | Notes |
|---|--------|-------------------|-----|-----|-----|-----|-----|-------------------|-----|-------|-------|
|   |        | Min               | Max | Min | Max | Min | Max | Min               | Max |       |       |
| Random read or write cycle time                                   | tRC    | 84                |     | 104 |     | 124 |     | 144               |     | ns    |       |
| Read-modify-write cycle time                                      | tRWC   | 116               |     | 140 |     | 170 |     | 190               |     | ns    |       |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |                   | 50  |     | 60  |     | 70  |                   | 80  | ns    | 3,4,9 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |                   | 13  |     | 15  |     | 20  |                   | 20  | ns    | 3,4   |
| Access time from column address                                   | tAA    |                   | 25  |     | 30  |     | 35  |                   | 40  | ns    | 3,9   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 3                 |     | 3   |     | 3   |     | 3                 |     | ns    | 3     |
| Output buffer turn-off delay from $\overline{\text{CAS}}$         | tCEZ   | 3                 | 13  | 3   | 15  | 3   | 20  | 3                 | 20  | ns    | 5,13  |
| $\overline{\text{OE}}$ to output in Low-Z                         | tOLZ   | 3                 |     | 3   |     | 3   |     | 3                 |     | ns    | 3     |
| Transition time (rise and fall)                                   | tT     | 2                 | 50  | 2   | 50  | 2   | 50  | 2                 | 50  | ns    | 2     |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30                |     | 40  |     | 50  |     | 60                |     | ns    |       |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50                | 10K | 60  | 10K | 70  | 10K | 80                | 10K | ns    |       |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 13                |     | 15  |     | 20  |     | 20                |     | ns    |       |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 38                |     | 45  |     | 50  |     | 60                |     | ns    |       |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 8                 | 10K | 10  | 10K | 15  | 10K | 20                | 10K | ns    |       |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20                | 37  | 20  | 45  | 20  | 50  | 20                | 60  | ns    | 4     |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15                | 25  | 15  | 30  | 15  | 35  | 15                | 40  | ns    | 9     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5                 |     | 5   |     | 5   |     | 5                 |     | ns    |       |
| Row address set-up time   | tASR   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |       |
| Row address hold time   | tRAH   | 10                |     | 10  |     | 10  |     | 10                |     | ns    |       |
| Column address set-up time  | tASC   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |       |
| Column address hold time  | tCAH   | 8                 |     | 10  |     | 15  |     | 15                |     | ns    |       |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25                |     | 30  |     | 35  |     | 40                |     | ns    |       |
| Read command set-up time  | tRCS   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |       |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 7     |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 7     |
| Write command hold time   | tWCH   | 10                |     | 10  |     | 15  |     | 15                |     | ns    |       |
| Write command pulse width   | tWP    | 10                |     | 10  |     | 15  |     | 15                |     | ns    |       |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 13                |     | 15  |     | 20  |     | 20                |     | ns    |       |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 8                 |     | 10  |     | 15  |     | 20                |     | ns    |       |

Note) \*1 : 5V only, \*2 : 3.3V only

2

**AC CHARACTERISTICS** (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 1,2)

Test condition (5V device) : V<sub>CC</sub>=5.0V±10%, V<sub>ih</sub>/V<sub>il</sub>=2.4/0.8V, V<sub>oh</sub>/V<sub>ol</sub>=2.0/0.8V

Test condition (3.3V device) : V<sub>CC</sub>=3.3V±0.3V, V<sub>ih</sub>/V<sub>il</sub>=2.0/0.8V, V<sub>oh</sub>/V<sub>ol</sub>=2.0/0.8V

| Parameter                                  | Symbol | - 5 <sup>*1</sup> |      | - 6 |      | - 7 |      | - 8 <sup>*2</sup> |      | Units | Notes |
|--|--------|-------------------|------|-----|------|-----|------|-------------------|------|-------|-------|
|  |        | Min               | Max  | Min | Max  | Min | Max  | Min               | Max  |       |       |
| Data set-up time                           | tDS    | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 8     |
| Data hold time                             | tDH    | 8                 |      | 10  |      | 15  |      | 15                |      | ns    | 8     |
| Refresh period(2K, Normal)                 | tREF   |                   | 32   |     | 32   |     | 32   |                   | 32   | ms    |       |
| Refresh period(4K, Normal)                 | tREF   |                   | 64   |     | 64   |     | 64   |                   | 64   | ms    |       |
| Refresh period(L-ver)                      | tREF   |                   | 128  |     | 128  |     | 128  |                   | 128  | ms    |       |
| Write command set-up time                  | tWCS   | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 6     |
| CAS to W delay time                        | tCWD   | 30                |      | 34  |      | 44  |      | 44                |      | ns    | 6     |
| RAS to W delay time                        | tRWD   | 67                |      | 79  |      | 94  |      | 104               |      | ns    | 6     |
| Column address to W delay time             | tAWD   | 42                |      | 49  |      | 59  |      | 64                |      | ns    | 6     |
| CAS precharge to W delay time              | tCPWD  | 47                |      | 54  |      | 64  |      | 69                |      | ns    | 6     |
| CAS set-up time (CAS-before-RAS refresh)   | tCSR   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| CAS hold time (CAS-before-RAS refresh)     | tCHR   | 10                |      | 10  |      | 15  |      | 15                |      | ns    |       |
| RAS to CAS precharge time                  | tRPC   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| CAS precharge time(CBR counter test cycle) | tCPT   | 20                |      | 20  |      | 30  |      | 30                |      | ns    |       |
| Access time from CAS precharge             | tCPA   |                   | 28   |     | 35   |     | 40   |                   | 45   | ns    | 3     |
| Hyper Page cycle time                      | tHPC   | 20                |      | 25  |      | 30  |      | 35                |      | ns    | 14    |
| Hyper Page read-modify-write cycle time    | tHPRWC | 47                |      | 56  |      | 71  |      | 81                |      | ns    | 14    |
| CAS precharge time (Hyper page cycle)      | tCP    | 8                 |      | 10  |      | 10  |      | 10                |      | ns    |       |
| RAS pulse width (Hyper page cycle)         | tRASP  | 50                | 200K | 60  | 200K | 70  | 200K | 80                | 200K | ns    |       |
| RAS hold time from CAS precharge           | tRHCP  | 30                |      | 35  |      | 40  |      | 45                |      | ns    |       |
| OE access time                             | tOEA   |                   | 13   |     | 15   |     | 20   |                   | 20   | ns    |       |
| OE to data delay                           | tOED   | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Out put buffer turn off delay time from OE | tOEZ   | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 5     |
| OE command hold time                       | tOEH   | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Write command set-up time (Test mode in)   | tWTS   | 10                |      | 10  |      | 10  |      | 10                |      | ns    | 10    |
| Write command hold time (Test mode in)     | tWTH   | 10                |      | 10  |      | 10  |      | 10                |      | ns    | 10    |
| W to RAS precharge time (C-B-R refresh)    | tWRP   | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| W to RAS hold time (C-B-R refresh)         | tWRH   | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| Output data hold time                      | tDOH   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| Output buffer turn off delay from RAS      | tREZ   | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 5,13  |
| Output buffer turn off delay from W        | tWEZ   | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 5     |
| W to data delay                            | tWED   | 15                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| OE to CAS hold time                        | tOCH   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| CAS hold time to OE                        | tCHO   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| OE precharge time                          | tOEP   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| W pulth width (Hyper Page Cycle)           | tWPE   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| RAS pulse width (C-B-R self refresh)       | tRASS  | 100               |      | 100 |      | 100 |      | 100               |      | us    | 12    |

Note) \*1 : 5V only, \*2 : 3.3V only



**AC CHARACTERISTICS** (0°C≤T<sub>A</sub>≤70°C, See note 1,2)

Test condition (5V device) : V<sub>CC</sub>=5.0V±10%, V<sub>ih</sub>/V<sub>il</sub>=2.4/0.8V, V<sub>oh</sub>/V<sub>ol</sub>=2.0/0.8V

Test condition (3.3V device) : V<sub>CC</sub>=3.3V±0.3V, V<sub>ih</sub>/V<sub>il</sub>=2.0/0.8V, V<sub>oh</sub>/V<sub>ol</sub>=2.0/0.8V

| Parameter                               | Symbol | -5 <sup>*1</sup> |     | -6  |     | -7  |     | -8 <sup>*2</sup> |     | Units | Notes |
|---|--------|------------------|-----|-----|-----|-----|-----|------------------|-----|-------|-------|
|   |        | Min              | Max | Min | Max | Min | Max | Min              | Max |       |       |
| RAS precharge time (C-B-R self refresh) | tRPS   | 90               |     | 110 |     | 130 |     | 150              |     | ns    | 12    |
| CAS hold time (C-B-R self refresh)      | tCHS   | -50              |     | -50 |     | -50 |     | -50              |     | ns    | 12    |

**TEST MODE CYCLE**

(Note. 10, 11)

| Parameter                               | Symbol            | -5 <sup>*1</sup> |      | -6  |      | -7  |      | -8 <sup>*2</sup> |      | Units | Notes |
|---|-------------------|------------------|------|-----|------|-----|------|------------------|------|-------|-------|
|   |                   | Min              | Max  | Min | Max  | Min | Max  | Min              | Max  |       |       |
| Random read or write cycle time         | tRC               | 89               |      | 109 |      | 129 |      | 149              |      | ns    |       |
| Read-modify-write cycle time            | tRWC              | 121              |      | 145 |      | 175 |      | 195              |      | ns    |       |
| Access time from RAS                    | tRAC              |                  | 55   |     | 65   |     | 75   |                  | 85   | ns    | 3,4,9 |
| Access time from CAS                    | tCAC              |                  | 18   |     | 20   |     | 25   |                  | 25   | ns    | 3,4   |
| Access time from column address         | tAA               |                  | 30   |     | 35   |     | 40   |                  | 45   | ns    | 3,9   |
| RAS pulse width                         | tRAS              | 55               | 10K  | 65  | 10K  | 75  | 10K  | 85               | 10K  | ns    |       |
| CAS pulse width                         | tCAS              | 13               | 10K  | 15  | 10K  | 20  | 10K  | 25               | 10K  | ns    |       |
| RAS hold time                           | tRSH              | 18               |      | 20  |      | 25  |      | 25               |      | ns    |       |
| CAS hold time                           | tCSH              | 43               |      | 50  |      | 55  |      | 65               |      | ns    |       |
| Column address to RAS lead time         | tRAL              | 30               |      | 35  |      | 40  |      | 45               |      | ns    |       |
| CAS to W delay time                     | tCWD              | 35               |      | 39  |      | 49  |      | 49               |      | ns    | 6     |
| RAS to W delay time                     | tRWD              | 72               |      | 84  |      | 99  |      | 109              |      | ns    | 6     |
| Column address to W delay time          | tAWD              | 47               |      | 54  |      | 64  |      | 69               |      | ns    | 6     |
| CAS precharge to W delay time           | tCPWD             | 52               |      | 59  |      | 69  |      | 74               |      | ns    | 6     |
| Hyper Page cycle time                   | tHPC              | 25               |      | 30  |      | 35  |      | 40               |      | ns    | 14    |
| Hyper page read-modify-write cycle time | tHPRWC            | 53               |      | 61  |      | 76  |      | 86               |      | ns    | 14    |
| RAS pulse width (Hyper page cycle)      | tRAS <sub>P</sub> | 55               | 200K | 65  | 200K | 75  | 200K | 85               | 200K | ns    |       |
| Access time form CAS precharge          | tCPA              |                  | 33   |     | 40   |     | 45   |                  | 50   | ns    | 3     |
| OE access time                          | tOEA              |                  | 18   |     | 20   |     | 25   |                  | 25   | ns    |       |
| OE to data delay                        | tOED              | 18               |      | 20  |      | 25  |      | 25               |      | ns    |       |
| OE command hold time                    | tOE <sub>H</sub>  | 18               |      | 20  |      | 25  |      | 25               |      | ns    |       |

Note) \*1 : 5V only, \*2 : 3.3V only



**NOTES**

1. An initial pause of 200us is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V device)/1 TTL(3.3V device) loads and 100pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
6.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$ ,  $t_{AWD} \geq t_{AWD}(\min)$  and  $t_{CPWD} \geq t_{CPWD}(\min)$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
7. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
8. These parameters are referenced to the  $\overline{CAS}$  falling edge in early write cycles and to the  $\overline{W}$  falling edge in read-modify-write cycles.
9. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
10. These specifications are applied in the test mode.
11. In test mode read cycle, the values of  $t_{RAC}$ ,  $t_{AA}$  and  $t_{CAC}$  are delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding 5ns to the specified value in this data sheet.
12. For all of the refresh modes except for distributed  $\overline{CAS}$ -Before- $\overline{RAS}$  refresh, 4096(4K Ref.)/2048(2K Ref.) cycles of burst refresh must be executed within 16ms before and after self-refresh in order to meet refresh specification.
13. If  $\overline{RAS}$  goes high before  $\overline{CAS}$  high going, the open circuit condition of the output is achieved by  $\overline{CAS}$  high going. If  $\overline{CAS}$  goes high before  $\overline{RAS}$  high going, the open circuit condition of the output is achieved by  $\overline{RAS}$  high going.
14.  $t_{ASC} \geq 6ns$ , Assume  $t_T = 2.0 ns$

4M x 4 Bit CMOS Quad CAS DRAM with Extended Data Out

DESCRIPTION

This is a family of 4,194,304 x 4bit Quad  $\overline{\text{CAS}}$  with Extended Data Out Mode DRAMs. Extended Data Out Mode offers high speed random access of memory cells within the same row, so called Hyper Page Mode. Refresh cycle (2K Ref. or 4K Ref.), access time (-5, -6 or -7), power consumption (Normal, Low power) and package type (SOJ or TSOP-II) are optional features of this family. All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, self-refresh operation is available in L-version. Four separate  $\overline{\text{CAS}}$  pins provide for separate I/O operation allowing this device to operate in parity mode.

This 4Mx4 Extended Data Out Quad  $\overline{\text{CAS}}$  DRAM family is fabricated using Samsung's advanced CMOS process to realize high bandwidth, low power consumption and high reliability.



FEATURES

- Part Identification
  - KM44C4005B/B-L (5V, 4K Ref.)
  - KM44C4105B/B-L (5V, 2K Ref.)
- Active Power Dissipation Unit : mW

| Speed | Refresh Cycle |     |
|-------|---------------|-----|
|       | 4K            | 2K  |
| -5    | 495           | 605 |
| -6    | 440           | 550 |
| -7    | 385           | 495 |
- Extended Data Out mode operation (Fast Page Mode with Extended Data Out)
- Four separate  $\overline{\text{CAS}}$  pins provide for separate I/O operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver)
- Fast parallel test mode capability
- TTL compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V±10% power supply


Refresh cycles

| Part NO. | Refresh cycle | Refresh period |       |
|----------|---------------|----------------|-------|
|          |               | Normal         | L     |
| C4005B   | 4K            | 64ms           | 128ms |
| C4105B   | 2K            | 32ms           |       |

Performance range

| Speed | tRAC | tCAC | tRC   | tHPC |
|-------|------|------|-------|------|
| -5    | 50ns | 13ns | 84ns  | 20ns |
| -6    | 60ns | 15ns | 104ns | 25ns |
| -7    | 70ns | 20ns | 124ns | 30ns |

FUNCTIONAL BLOCK DIAGRAM




Note) \*1 : 2K Refresh


SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)

• KM44C40(1)05BK



• KM44C40(1)05BS



\* A11 is N.C for KM44C4105B (5V, 2K Ref. product)

K : 300mil 28 SOJ

S : 300mil 28 TSOP II

| Pin Name  | Pin Function                |
|-----------|-----------------------------|
| A0 ~ A11  | Address Inputs (4K product) |
| A0 ~ A10  | Address Inputs (2K product) |
| DQ0 ~ 3   | Data In/Out                 |
| Vss       | Ground                      |
| RAS       | Row Address Strobe          |
| CAS0~CAS3 | Column Address Strobe       |
| W         | Read/Write Input            |
| OE        | Data Output Enable          |
| Vcc       | Power (+5.0V)               |
| N.C       | No Connection               |

**ABSOLUTE MAXIMUM RATINGS \***

| Parameter  | Symbol                             | Rating      | Units |
|--|------------------------------------|-------------|-------|
| Voltage on any pin relative to V <sub>SS</sub>                 | V <sub>IN</sub> , V <sub>OUT</sub> | -1 to +7.0  | V     |
| Voltage on V <sub>CC</sub> supply, relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -1 to +7.0  | V     |
| Storage Temperature  | T <sub>stg</sub>                   | -55 to +150 | °C    |
| Power Dissipation  | P <sub>D</sub>                     | 1           | W     |
| Short Circuit Output Current                                   | I <sub>OS</sub>                    | 50          | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | Min                | Typ | Max                              | Unit |
|--------------------|-----------------|--------------------|-----|----------------------------------|------|
| Supply Voltage     | V <sub>CC</sub> | 4.5                | 5.0 | 5.5                              | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                | V    |
| Input High Voltage | V <sub>IH</sub> | 2.4                | -   | V <sub>CC</sub> +1 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -1.0 <sup>*2</sup> | -   | 0.8                              | V    |

\*1 : V<sub>CC</sub>+2.0V/20ns, Pulse width is measured at V<sub>CC</sub>.

\*2 : - 2.0V/20ns, Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Parameter   | Symbol            | Min | Max | Units |
|---|-------------------|-----|-----|-------|
| Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
| Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
| Output High Voltage Level (I <sub>OH</sub> =-5mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
| Output Low Voltage Level (I <sub>OL</sub> =4.2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Symbol | Power       | Speed      | Max        |            | Units |
|--------|-------------|------------|------------|------------|-------|
|        |             |            | KM44C4005B | KM44C4105B |       |
| Icc1   | Don't care  | -5         | 90         | 110        | mA    |
|        |             | -6         | 80         | 100        | mA    |
|        |             | -7         | 70         | 90         | mA    |
| Icc2   | Normal<br>L | Don't care | 2          | 2          | mA    |
|        |             |            | 1          | 1          | mA    |
| Icc3   | Don't care  | -5         | 90         | 110        | mA    |
|        |             | -6         | 80         | 100        | mA    |
|        |             | -7         | 70         | 90         | mA    |
| Icc4   | Don't care  | -5         | 80         | 90         | mA    |
|        |             | -6         | 70         | 80         | mA    |
|        |             | -7         | 60         | 70         | mA    |
| Icc5   | Normal<br>L | Don't care | 1          | 1          | mA    |
|        |             |            | 300        | 300        | µA    |
| Icc6   | Don't care  | -5         | 90         | 110        | mA    |
|        |             | -6         | 80         | 100        | mA    |
|        |             | -7         | 70         | 90         | mA    |
| Icc7   | L           | Don't care | 450        | 400        | µA    |
| Iccs   | L           | Don't care | 300        | 300        | µA    |

Icc1\* : Operating Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @tRC=min.)

Icc2 : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$ )

Icc3\* :  $\overline{RAS}$ -only Refresh Current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$  cycling @tRC=min.)

Icc4\* : Hyper Page Mode Current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @tHPC=min.)

Icc5 : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$ )

Icc6\* :  $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage( $V_{IH}$ )= $V_{CC}-0.2V$ , Input low voltage( $V_{IL}$ )= $0.2V$ ,  $\overline{CAS}=0.2V$

Din = Don't care, tRC= 31.25µs (4K/L-ver), 62.5µs (2K/L-ver)

tRAS=tRASmin~300 ns

Iccs : Self Refresh Current

$\overline{RAS}=\overline{CAS}=0.2V$ ,  $\overline{W}=\overline{OE}=A0 \sim A11 = V_{CC}-0.2V$  or  $0.2V$ , DQ0 ~ DQ3=  $V_{CC}-0.2V$ ,  $0.2V$  or Open

\* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In Icc4, address can be changed maximum once within one hyper page mode cycle time, tHPC.

**CAPATANCE** ( $T_A=25^{\circ}\text{C}$ ,  $V_{CC}=5\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter                            | Symbol    | Min | Max | Unit |
|--------------------------------------|-----------|-----|-----|------|
| Input capacitance [A0 - A11]         | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [RAS, CASx, W, OE] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ3]       | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , See note 1, 2)

Test condition :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{in}/V_{il}=2.4/0.8\text{V}$ ,  $V_{oh}/V_{ol}=2.0/0.8\text{V}$

| Parameter                                | Symbol | - 5 |     | - 6 |     | - 7 |     | Units | Notes  |
|--|--------|-----|-----|-----|-----|-----|-----|-------|--------|
|  |        | Min | Max | Min | Max | Min | Max |       |        |
| Random read or write cycle time          | tRC    | 84  |     | 104 |     | 124 |     | ns    |        |
| Read-modify-write cycle time             | tRWC   | 106 |     | 140 |     | 170 |     | ns    |        |
| Access time from RAS                     | tRAC   |     | 50  |     | 60  |     | 70  | ns    | 3,4,9  |
| Access time from CAS                     | tCAC   |     | 13  |     | 15  |     | 20  | ns    | 3,4,18 |
| Access time from column address          | tAA    |     | 25  |     | 30  |     | 35  | ns    | 3,9    |
| CAS to output in Low-Z                   | tCLZ   | 3   |     | 3   |     | 3   |     | ns    | 3,18   |
| Output buffer turn-off delay from CAS    | tCEZ   | 3   | 13  | 3   | 15  | 3   | 20  | ns    | 5,13   |
| OE to output in Low-Z                    | tOLZ   | 3   |     | 3   |     | 3   |     | ns    | 3      |
| Transition time (rise and fall)          | tT     | 2   | 50  | 2   | 50  | 2   | 50  | ns    | 2      |
| RAS precharge time                       | tRP    | 30  |     | 40  |     | 50  |     | ns    |        |
| RAS pulse width                          | tRAS   | 50  | 10K | 60  | 10K | 70  | 10K | ns    |        |
| RAS hold time                            | tRSH   | 13  |     | 15  |     | 20  |     | ns    | 16     |
| CAS hold time                            | tCSH   | 38  |     | 45  |     | 50  |     | ns    | 17     |
| CAS pulse width                          | tCAS   | 8   | 10K | 10  | 10K | 15  | 10K | ns    | 23     |
| RAS to CAS delay time                    | tRCD   | 20  | 37  | 20  | 45  | 20  | 50  | ns    | 4,16   |
| RAS to column address delay time         | tRAD   | 15  | 25  | 15  | 30  | 15  | 35  | ns    | 9      |
| CAS to RAS precharge time                | tCRP   | 5   |     | 5   |     | 5   |     | ns    | 17     |
| Row address set-up time                  | tASR   | 0   |     | 0   |     | 0   |     | ns    |        |
| Row address hold time                    | tRAH   | 10  |     | 10  |     | 10  |     | ns    |        |
| Column address set-up time               | tASC   | 0   |     | 0   |     | 0   |     | ns    | 14     |
| Column address hold time                 | tCAH   | 8   |     | 10  |     | 15  |     | ns    |        |
| Column address to RAS lead time          | tRAL   | 25  |     | 30  |     | 35  |     | ns    |        |
| Read command set-up time                 | tRCS   | 0   |     | 0   |     | 0   |     | ns    |        |
| Read command hold time referenced to CAS | tRCH   | 0   |     | 0   |     | 0   |     | ns    | 7,17   |
| Read command hold time referenced to RAS | tRRH   | 0   |     | 0   |     | 0   |     | ns    | 7      |
| Write command hold time                  | tWCH   | 10  |     | 10  |     | 15  |     | ns    | 24     |
| Write command pulse width                | tWP    | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command to RAS lead time           | tRWL   | 13  |     | 15  |     | 20  |     | ns    |        |
| Write command to CAS lead time           | tCWL   | 8   |     | 10  |     | 15  |     | ns    | 17     |
| Data set-up time                         | tDS    | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Data hold time                           | tDH    | 8   |     | 10  |     | 15  |     | ns    | 8      |

2

**AC CHARACTERISTICS** (0°C≤T<sub>A</sub>≤70°C, See note 1, 2)

Test condition : V<sub>CC</sub>=5.0V±10%, V<sub>ih</sub>/V<sub>il</sub>=2.4/0.8V, V<sub>oh</sub>/V<sub>ol</sub>=2.0/0.8V

| Parameter  | Symbol | - 5 |      | - 6 |      | - 7 |      | Units | Notes |
|--|--------|-----|------|-----|------|-----|------|-------|-------|
|  |        | Min | Max  | Min | Max  | Min | Max  |       |       |
| Refresh period (2K, Normal)  | tREF   |     | 32   |     | 32   |     | 32   | ms    |       |
| Refresh period (4K, Normal)  | tREF   |     | 64   |     | 64   |     | 64   | ms    |       |
| Refresh period (L-ver)   | tREF   |     | 128  |     | 128  |     | 128  | ms    |       |
| Write command set-up time  | tWCS   | 0   |      | 0   |      | 0   |      | ns    | 6,16  |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time  | tCWD   | 30  |      | 34  |      | 44  |      | ns    | 6,16  |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time  | tRWD   | 67  |      | 79  |      | 94  |      | ns    | 6     |
| Column address to $\overline{\text{W}}$ delay time   | tAWD   | 42  |      | 49  |      | 59  |      | ns    | 6     |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time  | tCPWD  | 47  |      | 54  |      | 64  |      | ns    | 6     |
| $\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)  | tCSR   | 5   |      | 5   |      | 5   |      | ns    | 16    |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)  | tCHR   | 10  |      | 10  |      | 15  |      | ns    | 17    |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time  | tRPC   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time ( $\overline{\text{CB}}$ counter test cycle)  | tCPT   | 20  |      | 20  |      | 30  |      | ns    |       |
| Access time from $\overline{\text{CAS}}$ precharge   | tCPA   |     | 28   |     | 35   |     | 40   | ns    | 3,16  |
| Hyper Page cycle time  | tHPC   | 20  |      | 24  |      | 29  |      | ns    | 14,19 |
| Hyper Page read-modify-write cycle time  | tHPRWC | 62  |      | 71  |      | 86  |      | ns    | 14,19 |
| $\overline{\text{CAS}}$ precharge time (Hyper page cycle)  | tCP    | 8   |      | 10  |      | 10  |      | ns    | 20    |
| $\overline{\text{RAS}}$ pulse width (Hyper page cycle)   | tRASP  | 50  | 200K | 60  | 200K | 70  | 200K | ns    |       |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge   | tRHCP  | 30  |      | 35  |      | 40  |      | ns    |       |
| $\overline{\text{OE}}$ access time   | tOEA   |     | 13   |     | 15   |     | 20   | ns    | 21    |
| $\overline{\text{OE}}$ to data delay   | tOED   | 13  |      | 15  |      | 20  |      | ns    | 22    |
| Out put buffer turn off delay time from $\overline{\text{OE}}$   | tOEZ   | 3   | 13   | 3   | 15   | 3   | 20   | ns    | 5     |
| $\overline{\text{OE}}$ command hold time   | tOEH   | 13  |      | 15  |      | 20  |      | ns    |       |
| Write command set-up time (Test mode in)   | tWTS   | 10  |      | 10  |      | 10  |      | ns    | 10    |
| Write command hold time (Test mode in)   | tWTH   | 10  |      | 10  |      | 10  |      | ns    | 10    |
| $\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh) | tWRP   | 10  |      | 10  |      | 10  |      | ns    |       |
| $\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh)      | tWRH   | 10  |      | 10  |      | 10  |      | ns    |       |
| Output data hold time  | tDOH   | 5   |      | 5   |      | 5   |      | ns    |       |
| Output buffer turn off delay from $\overline{\text{RAS}}$  | tREZ   | 3   | 13   | 3   | 15   | 3   | 20   | ns    | 5,13  |
| Output buffer turn off delay from $\overline{\text{W}}$  | tWEZ   | 3   | 13   | 3   | 15   | 3   | 20   | ns    | 5     |
| $\overline{\text{W}}$ to data delay  | tWED   | 15  |      | 15  |      | 20  |      | ns    |       |
| $\overline{\text{OE}}$ to $\overline{\text{CAS}}$ hold time  | tOCH   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$  | tCHO   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{\text{OE}}$ precharge time  | tOEP   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{\text{W}}$ pulth width(Hyper Page Cycle)  | tWPE   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{\text{RAS}}$ pulse width( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)                         | tRASS  | 100 |      | 100 |      | 100 |      | us    | 12    |
| $\overline{\text{RAS}}$ precharge time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)                     | tRPS   | 90  |      | 110 |      | 130 |      | ns    | 12    |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)                          | tCHS   | -50 |      | -50 |      | -50 |      | ns    | 12    |
| Hold time $\overline{\text{CAS}}$ low to $\overline{\text{CAS}}$ high  | tCLCH  | 5   |      | 5   |      | 5   |      | ns    | 15,25 |



TEST MODE CYCLE

(Note. 10, 11)

| Parameter                               | Symbol | - 5 |      | - 6 |      | - 7 |      | Units | Notes |
|---|--------|-----|------|-----|------|-----|------|-------|-------|
|   |        | Min | Max  | Min | Max  | Min | Max  |       |       |
| Random read or write cycle time         | tRC    | 89  |      | 109 |      | 129 |      | ns    |       |
| Read-modify-write cycle time            | tRWC   | 121 |      | 145 |      | 175 |      | ns    |       |
| Access time from RAS                    | tRAC   |     | 55   |     | 65   |     | 75   | ns    | 3,4,9 |
| Access time from CAS                    | tCAC   |     | 18   |     | 20   |     | 25   | ns    | 3,4   |
| Access time from column address         | tAA    |     | 30   |     | 35   |     | 40   | ns    | 3,9   |
| RAS pulse width                         | tRAS   | 55  | 10K  | 65  | 10K  | 75  | 10K  | ns    |       |
| CAS pulse width                         | tCAS   | 13  | 10K  | 15  | 10K  | 20  | 10K  | ns    |       |
| RAS hold time                           | tRSH   | 18  |      | 20  |      | 25  |      | ns    |       |
| CAS hold time                           | tCSH   | 43  |      | 50  |      | 55  |      | ns    |       |
| Column address to RAS lead time         | tRAL   | 30  |      | 35  |      | 40  |      | ns    |       |
| CAS to W delay time                     | tCWD   | 35  |      | 39  |      | 49  |      | ns    | 6     |
| RAS to W delay time                     | tRWD   | 72  |      | 84  |      | 99  |      | ns    | 6     |
| Column address to W delay time          | tAWD   | 47  |      | 54  |      | 64  |      | ns    | 6     |
| CAS precharge to W delay time           | tCPWD  | 52  |      | 59  |      | 69  |      | ns    | 6     |
| Hyper Page cycle time                   | tHPC   | 25  |      | 30  |      | 35  |      | ns    |       |
| Hyper page read-modify-write cycle time | tHPRWC | 52  |      | 61  |      | 76  |      | ns    |       |
| RAS pulse width (Hyper page cycle)      | tRASP  | 55  | 200K | 65  | 200K | 75  | 200K | ns    |       |
| Access time form CAS precharge          | tCPA   |     | 33   |     | 40   |     | 45   | ns    | 3     |
| OE access time                          | tOEA   |     | 18   |     | 20   |     | 25   | ns    |       |
| OE to data delay                        | tOED   | 18  |      | 20  |      | 25  |      | ns    |       |
| OE command hold time                    | tOEH   | 18  |      | 20  |      | 25  |      | ns    |       |


2

## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2TTL loads and 100pF.
4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
5. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
6. tWCS, tRWD, tCWD, tAWD and tCPWD are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If  $tWCS \geq tWCS(\min)$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $tCWD \geq tCWD(\min)$ ,  $tRWD \geq tRWD(\min)$ ,  $tAWD \geq tAWD(\min)$  and  $tCPWD \geq tCPWD(\min)$  then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
7. Either tRCH or tRRH must be satisfied for a read cycle.
8. These parameters are referenced to the  $\overline{CAS}$  falling edge in early write cycles and to the  $\overline{W}$  falling edge in read-modify-write cycles.
9. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
10. These specifications are applied in the test mode.
11. In test mode read cycle, the values of tRAC, tAA and tCAC are delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding 5ns to the specified value in this data sheet.
12. For all of the refresh modes except for distributed  $\overline{CAS}$ -Before- $\overline{RAS}$  refresh, 4096(4K Ref.)/2048(2K Ref.) cycles of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.
13. If  $\overline{RAS}$  goes high before  $\overline{CAS}$  high going, the open circuit condition of the output is achieved by  $\overline{CAS}$  high going. If  $\overline{CAS}$  goes high before  $\overline{RAS}$  high going, the open circuit condition of the output is achieved by  $\overline{RAS}$  high going.
14.  $t_{ASC} \geq 6ns$ , Assume  $t_T = 2.0 ns$
15. In order to hold the address latched by the first  $\overline{CAS}$  going low, the parameter tCLCH must be met.
16. The first  $\overline{CAS}_x$  edge to transition low.
17. The last  $\overline{CAS}_x$  edge to transition high.
18. Output parameter is referenced to corresponding  $\overline{CAS}_x$  input.
19. The last rising  $\overline{CAS}_x$  edge to next cycle's last rising  $\overline{CAS}_x$  edge.
20. The last rising  $\overline{CAS}_x$  edge to first falling  $\overline{CAS}_x$  edge.
21. The first DQx controlled by the first  $\overline{CAS}_x$  to go low.
22. The last DQx controlled by the last  $\overline{CAS}_x$  to go high.
23. Each  $\overline{CAS}_x$  must meet minimum pulse width.
24. The last  $\overline{CAS}_x$  to go low.
25. The last falling  $\overline{CAS}_x$  edge to the first rising  $\overline{CAS}_x$  edge.



**PIN CONFIGURATION (Top Views)**



\* A11 is N.C for KM48C/V2100B (5V/3.3V, 2K Ref. product)

K : 300mil 28 SOJ  
 S : 300mil 28 TSOP II

| Pin Name | Pin Function                    |
|----------|---------------------------------|
| A0 ~ A11 | Address Inputs (4K product)     |
| A0 ~ A10 | Address Inputs (2K product)     |
| DQ0 ~ 7  | Data In/Out                     |
| Vss      | Ground                          |
| RAS      | Row Address Strobe              |
| CAS      | Column Address Strobe           |
| W        | Read/Write Input                |
| OE       | Data Outputs Enable             |
| Vcc      | Power (+5.0V)<br>Power (+3.3V)  |
| N.C      | No Connection (2K Ref. product) |

**ABSOLUTE MAXIMUM RATINGS \***

| Parameter   | Symbol                             | Rating       |             | Units |
|---|------------------------------------|--------------|-------------|-------|
|   |                                    | 3.3V         | 5V          |       |
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | -1 to +7.0  | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | -1 to +7.0  | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | -55 to +150 | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | 1           | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | 50          | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | 3.3V               |     |                                    | 5V                 |     |                                  | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|--------------------|-----|----------------------------------|------|
|                    |                 | Min                | Typ | Max                                | Min                | Typ | Max                              |      |
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | 4.5                | 5.0 | 5.5                              | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | 0                  | 0   | 0                                | V    |
| Input High Voltage | V <sub>IH</sub> | 2.0                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | 2.4                | -   | V <sub>CC</sub> +1 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | -1.0 <sup>*2</sup> | -   | 0.8                              | V    |

\*1 : V<sub>CC</sub>+1.3V/15ns(3.3V), V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>.

\*2 : - 1.3V/15ns(3.3V), - 2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

|      | Parameter   | Symbol            | Min | Max | Units |
|------|---|-------------------|-----|-----|-------|
| 3.3V | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.3V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
|      | Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
|      | Output High Voltage Level(I <sub>OH</sub> =-2mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level(I <sub>OL</sub> =2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |
| 5V   | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
|      | Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
|      | Output High Voltage Level(I <sub>OH</sub> =-5mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level(I <sub>OL</sub> =4.2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Symbol | Power       | Speed      | Max         |            |            |            | Units |
|--------|-------------|------------|-------------|------------|------------|------------|-------|
|        |             |            | KM48V2000 B | KM48V2100B | KM48C2000B | KM48C2100B |       |
| Icc1   | Don't care  | -5         | -           | -          | 90         | 110        | mA    |
|        |             | -6         | 80          | 100        | 80         | 100        | mA    |
|        |             | -7         | 70          | 90         | 70         | 90         | mA    |
|        |             | -8         | 60          | 80         | -          | -          | mA    |
| Icc2   | Normal<br>L | Don't care | 1           | 1          | 2          | 2          | mA    |
|        |             |            | 1           | 1          | 1          | 1          | mA    |
| Icc3   | Don't care  | -5         | -           | -          | 90         | 110        | mA    |
|        |             | -6         | 80          | 100        | 80         | 100        | mA    |
|        |             | -7         | 70          | 90         | 70         | 90         | mA    |
|        |             | -8         | 60          | 80         | -          | -          | mA    |
| Icc4   | Don't care  | -5         | -           | -          | 80         | 90         | mA    |
|        |             | -6         | 70          | 80         | 70         | 80         | mA    |
|        |             | -7         | 60          | 70         | 60         | 70         | mA    |
|        |             | -8         | 50          | 60         | -          | -          | mA    |
| Icc5   | Normal<br>L | Don't care | 0.5         | 0.5        | 1          | 1          | mA    |
|        |             |            | 0.3         | 0.3        | 0.3        | 0.3        | mA    |
| Icc6   | Don't care  | -5         | -           | -          | 90         | 110        | mA    |
|        |             | -6         | 80          | 100        | 80         | 100        | mA    |
|        |             | -7         | 70          | 90         | 70         | 90         | mA    |
|        |             | -8         | 60          | 80         | -          | -          | mA    |
| Icc7   | L           | Don't care | 450         | 400        | 450        | 400        | μA    |
| Iccs   | L           | Don't care | 250         | 250        | 300        | 300        | μA    |

Icc1\* : Operating Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @tRC=min.)

Icc2 : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$ )

Icc3\* :  $\overline{RAS}$ -only Refresh Current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$  cycling @tRC=min.)

Icc4\* : Fast Page Mode Current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @tPC=min.)

Icc5 : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$ )

Icc6\* :  $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage( $V_{IH}$ )= $V_{CC}-0.2V$ , Input low voltage( $V_{IL}$ )= $0.2V$ ,  $\overline{CAS}=0.2V$

Din = Don't care, tRC= 31.25μs(4K/L-ver), 62.5μs(2K/L-ver),

tRAS=tRASmin~300ns

Iccs : Self Refresh Current

$\overline{RAS}=\overline{CAS}=0.2V$ ,  $\overline{W}=\overline{OE}=A0 \sim A11 = V_{CC}-0.2V$  or  $0.2V$ ,  $DQ0 \sim DQ7 = V_{CC}-0.2V$ ,  $0.2V$  or Open

\* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In Icc4, address can be changed maximum once within one fast page mode cycle time, tPC.

**CAPACITANCE** ( $T_A=25^\circ\text{C}$ ,  $V_{CC}=5\text{V}$  or  $3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter  | Symbol    | Min | Max | Unit |
|--|-----------|-----|-----|------|
| Input capacitance [A0 - A11]   | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{W}}$ , $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ7]   | $C_{DO}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 1,2)

Test condition (5V device) :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.4/0.4\text{V}$

Test condition (3.3V device) :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{IH}/V_{IL}=2.0/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

**2**

| Parameter   | Symbol | - 5 <sup>*1</sup> |     | - 6 |     | - 7 |     | - 8 <sup>*2</sup> |     | Units | Notes |
|---|--------|-------------------|-----|-----|-----|-----|-----|-------------------|-----|-------|-------|
|   |        | Min               | Max | Min | Max | Min | Max | Min               | Max |       |       |
| Random read or write cycle time                                   | tRC    | 90                |     | 110 |     | 130 |     | 150               |     | ns    |       |
| Read-modify-write cycle time                                      | tRWC   | 133               |     | 155 |     | 185 |     | 205               |     | ns    |       |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |                   | 50  |     | 60  |     | 70  |                   | 80  | ns    | 3,4,9 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |                   | 13  |     | 15  |     | 20  |                   | 20  | ns    | 3,4   |
| Access time from column address                                   | tAA    |                   | 25  |     | 30  |     | 35  |                   | 40  | ns    | 3,9   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 3     |
| Output buffer turn-off delay                                      | tOFF   | 0                 | 13  | 0   | 15  | 0   | 20  | 0                 | 20  | ns    | 5     |
| Transition time (rise and fall)                                   | tT     | 3                 | 50  | 3   | 50  | 3   | 50  | 3                 | 50  | ns    | 2     |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30                |     | 40  |     | 50  |     | 60                |     | ns    |       |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50                | 10K | 60  | 10K | 70  | 10K | 80                | 10K | ns    |       |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 13                |     | 15  |     | 20  |     | 20                |     | ns    |       |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 50                |     | 60  |     | 70  |     | 80                |     | ns    |       |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 13                | 10K | 15  | 10K | 20  | 10K | 20                | 10K | ns    |       |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20                | 37  | 20  | 45  | 20  | 50  | 20                | 60  | ns    | 4     |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15                | 25  | 15  | 30  | 15  | 35  | 15                | 40  | ns    | 9     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5                 |     | 5   |     | 5   |     | 5                 |     | ns    |       |
| Row address set-up time   | tASR   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |       |
| Row address hold time   | tRAH   | 10                |     | 10  |     | 10  |     | 10                |     | ns    |       |
| Column address set-up time  | tASC   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |       |
| Column address hold time  | tCAH   | 10                |     | 10  |     | 15  |     | 15                |     | ns    |       |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25                |     | 30  |     | 35  |     | 40                |     | ns    |       |
| Read command set-up time  | tRCS   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |       |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 7     |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 7     |
| Write command hold time   | tWCH   | 10                |     | 10  |     | 15  |     | 15                |     | ns    |       |
| Write command pulse width   | tWP    | 10                |     | 10  |     | 15  |     | 15                |     | ns    |       |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 15                |     | 15  |     | 20  |     | 20                |     | ns    |       |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 13                |     | 15  |     | 20  |     | 20                |     | ns    |       |

Note) \*1 : 5V only, \*2 : 3.3V only

**AC CHARACTERISTICS** (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 1,2)

Test condition (5V device) : V<sub>CC</sub>=5.0V±10%, V<sub>ih</sub>/V<sub>il</sub>=2.4/0.8V, V<sub>oh</sub>/V<sub>ol</sub>=2.4/0.4V

Test condition (3.3V device) : V<sub>CC</sub>=3.3V±0.3V, V<sub>ih</sub>/V<sub>il</sub>=2.0/0.8V, V<sub>oh</sub>/V<sub>ol</sub>=2.0/0.8V

| Parameter                                       | Symbol | - 5 <sup>*1</sup> |      | - 6 |      | - 7 |      | - 8 <sup>*2</sup> |      | Units | Notes |
|---|--------|-------------------|------|-----|------|-----|------|-------------------|------|-------|-------|
|   |        | Min               | Max  | Min | Max  | Min | Max  | Min               | Max  |       |       |
| Data set-up time                                | tDS    | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 8     |
| Data hold time                                  | tDH    | 10                |      | 10  |      | 15  |      | 15                |      | ns    | 8     |
| Refresh period (2K, Normal)                     | tREF   |                   | 32   |     | 32   |     | 32   |                   | 32   | ms    |       |
| Refresh period (4K, Normal)                     | tREF   |                   | 64   |     | 64   |     | 64   |                   | 64   | ms    |       |
| Refresh period(L-ver)                           | tREF   |                   | 128  |     | 128  |     | 128  |                   | 128  | ms    |       |
| Write command set-up time                       | tWCS   | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 6     |
| CAS to $\bar{W}$ delay time                     | tCWD   | 36                |      | 40  |      | 50  |      | 50                |      | ns    | 6     |
| RAS to $\bar{W}$ delay time                     | tRWD   | 73                |      | 85  |      | 100 |      | 110               |      | ns    | 6     |
| Column address to $\bar{W}$ delay time          | tAWD   | 48                |      | 55  |      | 65  |      | 70                |      | ns    | 6     |
| CAS precharge to $\bar{W}$ delay time           | tCPWD  | 53                |      | 60  |      | 70  |      | 75                |      | ns    | 6     |
| CAS set-up time (CAS-before-RAS refresh)        | tCSR   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| CAS hold time (CAS-before-RAS refresh)          | tCHR   | 10                |      | 10  |      | 15  |      | 15                |      | ns    |       |
| RAS to CAS precharge time                       | tRPC   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| CAS precharge time (CBF counter test cycle)     | tCPT   | 20                |      | 20  |      | 30  |      | 30                |      | ns    |       |
| Access time from CAS precharge                  | tCPA   |                   | 30   |     | 35   |     | 40   |                   | 45   | ns    | 3     |
| Fast Page mode cycle time                       | tPC    | 35                |      | 40  |      | 45  |      | 50                |      | ns    |       |
| Fast Page mode read-modify-write cycle time     | tPRWC  | 76                |      | 85  |      | 100 |      | 105               |      | ns    |       |
| CAS precharge time (Fast page cycle)            | tCP    | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| RAS pulse width (Fast page cycle)               | tRASP  | 50                | 200K | 60  | 200K | 70  | 200K | 80                | 200K | ns    |       |
| RAS hold time from CAS precharge                | tRHCP  | 30                |      | 35  |      | 40  |      | 45                |      | ns    |       |
| OE access time                                  | tOEA   |                   | 13   |     | 15   |     | 20   |                   | 20   | ns    |       |
| OE to data delay                                | tOED   | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Output buffer turn off delay time from OE       | tOEZ   | 0                 | 13   | 0   | 15   | 0   | 20   | 0                 | 20   | ns    | 5     |
| OE command hold time                            | tOEH   | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Write command set-up time (Test mode in)        | tWTS   | 10                |      | 10  |      | 10  |      | 10                |      | ns    | 10    |
| Write command hold time (Test mode in)          | tWTH   | 10                |      | 10  |      | 10  |      | 10                |      | ns    | 10    |
| $\bar{W}$ to RAS precharge time (C-B-R refresh) | tWRP   | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| $\bar{W}$ to RAS hold time (C-B-R refresh)      | tWRH   | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| RAS pulse width (C-B-R self refresh)            | tRASS  | 100               |      | 100 |      | 100 |      | 100               |      | us    | 12    |
| RAS precharge time (C-B-R self refresh)         | tRPS   | 90                |      | 110 |      | 130 |      | 150               |      | ns    | 12    |
| CAS hold time (C-B-R self refresh)              | tCHS   | -50               |      | -50 |      | -50 |      | -50               |      | ns    | 12    |

Note) \*1 : 5V only, \*2 : 3.3V only



TEST MODE CYCLE

(Note. 10, 11)

| Parameter   | Symbol | - 5 <sup>*1</sup> |      | - 6 |      | - 7 |      | - 8 <sup>*2</sup> |      | Units | Notes |
|---|--------|-------------------|------|-----|------|-----|------|-------------------|------|-------|-------|
|   |        | Min               | Max  | Min | Max  | Min | Max  | Min               | Max  |       |       |
| Random read or write cycle time                                       | tRC    | 95                |      | 115 |      | 135 |      | 155               |      | ns    |       |
| Read-modify-write cycle time  | tRWC   | 138               |      | 160 |      | 190 |      | 210               |      | ns    |       |
| Access time from $\overline{\text{RAS}}$                              | tRAC   |                   | 55   |     | 65   |     | 75   |                   | 85   | ns    | 3,4,9 |
| Access time from $\overline{\text{CAS}}$                              | tCAC   |                   | 18   |     | 20   |     | 25   |                   | 25   | ns    | 3,4   |
| Access time from column address                                       | tAA    |                   | 30   |     | 35   |     | 40   |                   | 45   | ns    | 3,9   |
| $\overline{\text{RAS}}$ pulse width                                   | tRAS   | 55                | 10K  | 65  | 10K  | 75  | 10K  | 85                | 10K  | ns    |       |
| $\overline{\text{CAS}}$ pulse width                                   | tCAS   | 18                | 10K  | 20  | 10K  | 25  | 10K  | 25                | 10K  | ns    |       |
| $\overline{\text{RAS}}$ hold time                                     | tRSH   | 18                |      | 20  |      | 25  |      | 25                |      | ns    |       |
| $\overline{\text{CAS}}$ hold time                                     | tCSH   | 55                |      | 65  |      | 75  |      | 85                |      | ns    |       |
| Column address to $\overline{\text{RAS}}$ lead time                   | tRAL   | 30                |      | 35  |      | 40  |      | 45                |      | ns    |       |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time           | tCWD   | 41                |      | 45  |      | 55  |      | 55                |      | ns    | 6     |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time           | tRWD   | 78                |      | 90  |      | 105 |      | 115               |      | ns    | 6     |
| Column address to $\overline{\text{W}}$ delay time                    | tAWD   | 53                |      | 60  |      | 70  |      | 75                |      | ns    | 6     |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time | tCPWD  | 58                |      | 65  |      | 75  |      | 80                |      | ns    | 6     |
| Fast Page mode cycle time   | tPC    | 40                |      | 45  |      | 50  |      | 55                |      | ns    |       |
| Fast page mode read-modify-write cycle time                           | tPRWC  | 81                |      | 90  |      | 105 |      | 110               |      | ns    |       |
| $\overline{\text{RAS}}$ pulse width (Fast page cycle)                 | tRASP  | 55                | 200K | 65  | 200K | 75  | 200K | 85                | 200K | ns    |       |
| Access time form $\overline{\text{CAS}}$ precharge                    | tCPA   |                   | 35   |     | 40   |     | 45   |                   | 50   | ns    | 3     |
| $\overline{\text{OE}}$ access time                                    | tOEA   |                   | 18   |     | 20   |     | 25   |                   | 25   | ns    |       |
| $\overline{\text{OE}}$ to data delay                                  | tOED   | 18                |      | 20  |      | 25  |      | 25                |      | ns    |       |
| $\overline{\text{OE}}$ command hold time                              | tOEH   | 18                |      | 20  |      | 25  |      | 25                |      | ns    |       |

Note) \*1 : 5V only, \*2 : 3.3V only

2

**NOTES**

1. An initial pause of 200us is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V device)/1 TTL(3.3V device) loads and 100pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
6.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$ ,  $t_{AWD} \geq t_{AWD}(\min)$  and  $t_{CPWD} \geq t_{CPWD}(\min)$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
7. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
8. These parameters are referenced to the  $\overline{CAS}$  falling edge in early write cycles and to the  $\overline{W}$  falling edge in read-modify-write cycles.
9. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
10. These specifications are applied in the test mode.
11. In test mode read cycle, the values of  $t_{RAC}$ ,  $t_{AA}$  and  $t_{CAC}$  are delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding 5ns to the specified value in this data sheet.
12. For all of the refresh modes except for distributed  $\overline{CAS}$ -Before- $\overline{RAS}$  refresh, 4096(4K Ref.)/2048(2K Ref.) cycles of burst refresh must be executed within 16ms before and after self-refresh in order to meet refresh specification.

*2M x 8 Bit CMOS Dynamic RAM with Extended Data Out*

**DESCRIPTION**

This is a family of 2,097,152 x 8 bit Extended Data Out CMOS DRAMs. Extended Data Out Mode offers high speed random access of memory cells within the same row, so called Hyper Page Mode. Power supply voltage (+5.0V or +3.3V), refresh cycle (2K Ref. or 4K Ref.), access time (-5, -6, -7 or -8), power consumption (Normal, Low power) and package type (SOJ or TSOP-II) are optional features of this family. All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, self-refresh operation is available in L-version.

This 2Mx8 EDO DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory unit for high level computer, microcomputer and personal computer.

**FEATURES**


- Part Identification
  - KM48C2004B/B-L(5V, 4K Ref.)
  - KM48C2104B/B-L(5V, 2K Ref.)
  - KM48V2004B/B-L(3.3V, 4K Ref.)
  - KM48V2104B/B-L(3.3V, 2K Ref.)
- Active Power Dissipation Unit :mW

| Speed | 3.3V |     | 5V  |     |
|-------|------|-----|-----|-----|
|       | 4K   | 2K  | 4K  | 2K  |
| -5    | -    | -   | 495 | 605 |
| -6    | 288  | 360 | 440 | 550 |
| -7    | 252  | 324 | 385 | 495 |
| -8    | 216  | 288 | -   | -   |
- Refresh cycles
- Performance range
- Extended Data Out mode operation (Fast Page mode with Extended Data Out)
- Byte Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver)
- Fast parallel test mode capability
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V±10% power supply (5V product)
- Single +3.3V±0.3V power supply (3.3V product)

| Part NO. | Vcc  | Refresh cycle | Refresh period |       |
|----------|------|---------------|----------------|-------|
|          |      |               | Normal         | L     |
| C2004B   | 5V   | 4K            | 64ms           | 128ms |
| V2004B   | 3.3V |               |                |       |
| C2104B   | 5V   | 2K            | 32ms           |       |
| V2104B   | 3.3V |               |                |       |


| Speed | tRAC | tCAC | tRC   | tHPC | Remark  |
|-------|------|------|-------|------|---------|
| -5    | 50ns | 13ns | 84ns  | 20ns | 5V      |
| -6    | 60ns | 15ns | 114ns | 25ns | 5V/3.3V |
| -7    | 70ns | 20ns | 124ns | 30ns | 5V/3.3V |
| -8    | 80ns | 20ns | 144ns | 35ns | 3.3V    |

**FUNCTIONAL BLOCK DIAGRAM**



**SAMSUNG ELECTRONIC CO., LTD.** reserves the right to change products and specifications without notice.

**PIN CONFIGURATION (Top Views)**



\* A11 is N.C for KM48C/V2104B (5V/3.3V, 2K Ref. product)

K : 300mil 28 SOJ

S : 300mil 28 TSOP II

| Pin Name | Pin Function                    |
|----------|---------------------------------|
| A0 ~ A11 | Address Inputs (4K product)     |
| A0 ~ A10 | Address Inputs (2K product)     |
| DQ0 ~ 7  | Data In/Out                     |
| Vss      | Ground                          |
| RAS      | Row Address Strobe              |
| CAS      | Column Address Strobe           |
| W        | Read/Write Input                |
| OE       | Data Outputs Enable             |
| Vcc      | Power (+3.3V)                   |
|          | Power (+5.0V)                   |
| N.C      | No Connection (2K Ref. product) |

**ABSOLUTE MAXIMUM RATINGS \***

| Parameter   | Symbol                             | Rating       |             | Units |
|---|------------------------------------|--------------|-------------|-------|
|   |                                    | 3.3V         | 5V          |       |
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | -1 to +7.0  | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | -1 to +7.0  | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | -55 to +150 | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | 1           | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | 50          | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | 3.3V               |     |                                    | 5V                 |     |                                  | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|--------------------|-----|----------------------------------|------|
|                    |                 | Min                | Typ | Max                                | Min                | Typ | Max                              |      |
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | 4.5                | 5.0 | 5.5                              | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | 0                  | 0   | 0                                | V    |
| Input High Voltage | V <sub>IH</sub> | 2.0                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | 2.4                | -   | V <sub>CC</sub> +1 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | -1.0 <sup>*2</sup> | -   | 0.8                              | V    |

\*1 : V<sub>CC</sub>+1.3V/15ns(3.3V), V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>.

\*2 : - 1.3V/15ns(3.3V), - 2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

|      | Parameter   | Symbol            | Min | Max | Units |
|------|---|-------------------|-----|-----|-------|
| 3.3V | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.3V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
|      | Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-2mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |
| 5V   | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
|      | Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-5mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =4.2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Symbol | Power       | Speed      | Max        |            |            |            | Units |
|--------|-------------|------------|------------|------------|------------|------------|-------|
|        |             |            | KM48V2004B | KM48V2104B | KM48C2004B | KM48C2104B |       |
| Icc1   | Don't care  | -5         | -          | -          | 90         | 110        | mA    |
|        |             | -6         | 80         | 100        | 80         | 100        | mA    |
|        |             | -7         | 70         | 90         | 70         | 90         | mA    |
|        |             | -8         | 60         | 80         | -          | -          | mA    |
| Icc2   | Normal<br>L | Don't care | 1          | 1          | 2          | 2          | mA    |
|        |             |            | 1          | 1          | 1          | 1          | mA    |
| Icc3   | Don't care  | -5         | -          | -          | 90         | 110        | mA    |
|        |             | -6         | 80         | 100        | 80         | 100        | mA    |
|        |             | -7         | 70         | 90         | 70         | 90         | mA    |
|        |             | -8         | 60         | 80         | -          | -          | mA    |
| Icc4   | Don't care  | -5         | -          | -          | 100        | 110        | mA    |
|        |             | -6         | 90         | 100        | 90         | 100        | mA    |
|        |             | -7         | 80         | 90         | 80         | 90         | mA    |
|        |             | -8         | 70         | 80         | -          | -          | mA    |
| Icc5   | Normal<br>L | Don't care | 0.5        | 0.5        | 1          | 1          | mA    |
|        |             |            | 0.3        | 0.3        | 0.3        | 0.3        | mA    |
| Icc6   | Don't care  | -5         | -          | -          | 90         | 110        | mA    |
|        |             | -6         | 80         | 100        | 80         | 100        | mA    |
|        |             | -7         | 70         | 90         | 70         | 90         | mA    |
|        |             | -8         | 60         | 80         | -          | -          | mA    |
| Icc7   | L           | Don't care | 450        | 400        | 450        | 400        | μA    |
| Iccs   | L           | Don't care | 250        | 250        | 300        | 300        | μA    |

Icc1\* : Operating Current (**RAS** and **CAS** cycling @tRC=min.)

Icc2 : Standby Current (**RAS**=**CAS**=**W**=V<sub>IH</sub>)

Icc3\* : **RAS**-only Refresh Current (**CAS**=V<sub>IH</sub>, **RAS** cycling @tRC=min.)

Icc4\* : Hyper Page Mode Current (**RAS**=V<sub>IL</sub>, **CAS**, Address cycling @tHPC=min.)

Icc5 : Standby Current (**RAS**=**CAS**=**W**=V<sub>CC</sub>-0.2V)

Icc6\* : **CAS**-Before-**RAS** Refresh Current (**RAS** and **CAS** cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V<sub>IH</sub>)=V<sub>CC</sub>-0.2V, Input low voltage(V<sub>IL</sub>)=0.2V, **CAS**=0.2V

Din = Don't care, T<sub>RC</sub>= 31.25μs(4K/L-ver), 62.5μs(2K/L-ver)

T<sub>RAS</sub>=T<sub>RASmin</sub>~300ns

Iccs : Self Refresh Current

**RAS**=**CAS**=0.2V, **W**=**OE**=A0 ~ A11 = V<sub>CC</sub>-0.2V or 0.2V, DQ0 ~ DQ7= V<sub>CC</sub>-0.2V, 0.2V or Open

\* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while **RAS**=V<sub>IL</sub>. In Icc4, address can be changed maximum once within one hyper page mode cycle time, tHPC.

**CAPACITANCE** ( $T_A=25^\circ\text{C}$ ,  $V_{CC}=5\text{V}$  or  $3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter                           | Symbol    | Min | Max | Unit |
|-------------------------------------|-----------|-----|-----|------|
| Input capacitance [A0 - A11]        | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [RAS, CAS, W, OE] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ7]      | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 1,2)

Test condition (5V device) :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

Test condition (3.3V device) :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{IH}/V_{IL}=2.0/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

| Parameter   | Symbol | - 5 <sup>*1</sup> |     | - 6 |     | - 7 |     | - 8 <sup>*2</sup> |     | Units | Notes |
|---|--------|-------------------|-----|-----|-----|-----|-----|-------------------|-----|-------|-------|
|   |        | Min               | Max | Min | Max | Min | Max | Min               | Max |       |       |
| Random read or write cycle time                                   | tRC    | 84                |     | 104 |     | 124 |     | 144               |     | ns    |       |
| Read-modify-write cycle time                                      | tRWC   | 116               |     | 140 |     | 170 |     | 190               |     | ns    |       |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |                   | 50  |     | 60  |     | 70  |                   | 80  | ns    | 3,4,9 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |                   | 13  |     | 15  |     | 20  |                   | 20  | ns    | 3,4   |
| Access time from column address                                   | tAA    |                   | 25  |     | 30  |     | 35  |                   | 40  | ns    | 3,9   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 3                 |     | 3   |     | 3   |     | 3                 |     | ns    | 3     |
| Output buffer turn-off delay from $\overline{\text{CAS}}$         | tCEZ   | 3                 | 13  | 3   | 15  | 3   | 20  | 3                 | 20  | ns    | 5,13  |
| $\overline{\text{OE}}$ to output in Low-Z                         | tOLZ   | 3                 |     | 3   |     | 3   |     | 3                 |     | ns    | 3     |
| Transition time (rise and fall)                                   | tT     | 2                 | 50  | 2   | 50  | 2   | 50  | 2                 | 50  | ns    | 2     |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30                |     | 40  |     | 50  |     | 60                |     | ns    |       |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50                | 10K | 60  | 10K | 70  | 10K | 80                | 10K | ns    |       |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 13                |     | 15  |     | 20  |     | 20                |     | ns    |       |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 38                |     | 45  |     | 50  |     | 60                |     | ns    |       |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 8                 | 10K | 10  | 10K | 15  | 10K | 20                | 10K | ns    |       |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20                | 37  | 20  | 45  | 20  | 50  | 20                | 60  | ns    | 4     |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15                | 25  | 15  | 30  | 15  | 35  | 15                | 40  | ns    | 9     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5                 |     | 5   |     | 5   |     | 5                 |     | ns    |       |
| Row address set-up time   | tASR   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |       |
| Row address hold time   | tRAH   | 10                |     | 10  |     | 10  |     | 10                |     | ns    |       |
| Column address set-up time  | tASC   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |       |
| Column address hold time  | tCAH   | 8                 |     | 10  |     | 15  |     | 15                |     | ns    |       |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25                |     | 30  |     | 35  |     | 40                |     | ns    |       |
| Read command set-up time  | tRCS   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    |       |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 7     |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0                 |     | 0   |     | 0   |     | 0                 |     | ns    | 7     |
| Write command hold time   | tWCH   | 10                |     | 10  |     | 15  |     | 15                |     | ns    |       |
| Write command pulse width   | tWP    | 10                |     | 10  |     | 15  |     | 15                |     | ns    |       |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 13                |     | 15  |     | 20  |     | 20                |     | ns    |       |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 8                 |     | 10  |     | 15  |     | 20                |     | ns    |       |

Note) \*1 : 5V only, \*2 : 3.3V only

**KM48C2004B, KM48C2104B**  
**KM48V2004B, KM48V2104B**

**CMOS DRAM**

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , See note 1,2)

Test condition (5V device) :  $V_{CC}=5.0V \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8V$ ,  $V_{OH}/V_{OL}=2.0/0.8V$

Test condition (3.3V device) :  $V_{CC}=3.3V \pm 0.3V$ ,  $V_{IH}/V_{IL}=2.0/0.8V$ ,  $V_{OH}/V_{OL}=2.0/0.8V$

| Parameter                                   | Symbol | - 5 <sup>*1</sup> |      | - 6 |      | - 7 |      | - 8 <sup>*2</sup> |      | Units | Notes |
|---|--------|-------------------|------|-----|------|-----|------|-------------------|------|-------|-------|
|   |        | Min               | Max  | Min | Max  | Min | Max  | Min               | Max  |       |       |
| Data set-up time                            | tDS    | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 8     |
| Data hold time                              | tDH    | 8                 |      | 10  |      | 15  |      | 15                |      | ns    | 8     |
| Refresh period (2K, Normal)                 | tREF   |                   | 32   |     | 32   |     | 32   |                   | 32   | ms    |       |
| Refresh period (4K, Normal)                 | tREF   |                   | 64   |     | 64   |     | 64   |                   | 64   | ms    |       |
| Refresh period (L-ver)                      | tREF   |                   | 128  |     | 128  |     | 128  |                   | 128  | ms    |       |
| Write command set-up time                   | tWCS   | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 6     |
| CAS to $\bar{W}$ delay time                 | tCWD   | 30                |      | 34  |      | 44  |      | 44                |      | ns    | 6     |
| RAS to $\bar{W}$ delay time                 | tRWD   | 67                |      | 79  |      | 94  |      | 104               |      | ns    | 6     |
| Column address to $\bar{W}$ delay time      | tAWD   | 42                |      | 49  |      | 59  |      | 64                |      | ns    | 6     |
| CAS precharge to $\bar{W}$ delay time       | tCPWD  | 47                |      | 54  |      | 64  |      | 69                |      | ns    | 6     |
| CAS set-up time (CAS-before-RAS refresh)    | tCSR   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| CAS hold time (CAS-before-RAS refresh)      | tCHR   | 10                |      | 10  |      | 15  |      | 15                |      | ns    |       |
| RAS to CAS precharge time                   | tRPC   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| CAS precharge time (CBR counter test cycle) | tCPT   | 20                |      | 20  |      | 30  |      | 30                |      | ns    |       |
| Access time from CAS precharge              | tCPA   |                   | 28   |     | 35   |     | 40   |                   | 45   | ns    | 3     |
| Hyper Page cycle time                       | tHPC   | 20                |      | 25  |      | 30  |      | 35                |      | ns    | 14    |
| Hyper Page read-modify-write cycle time     | tHPRWC | 47                |      | 56  |      | 71  |      | 81                |      | ns    | 14    |
| CAS precharge time (Hyper page cycle)       | tCP    | 8                 |      | 10  |      | 10  |      | 10                |      | ns    |       |
| RAS pulse width (Hyper page cycle)          | tRASP  | 50                | 200K | 60  | 200K | 70  | 200K | 80                | 200K | ns    |       |
| RAS hold time from CAS precharge            | tRHCP  | 30                |      | 35  |      | 40  |      | 45                |      | ns    |       |
| OE access time                              | tOEA   |                   | 13   |     | 15   |     | 20   |                   | 20   | ns    |       |
| OE to data delay                            | tOED   | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Output buffer turn off delay time from OE   | tOEZ   | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 5     |
| OE command hold time                        | tOEH   | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Write command set-up time (Test mode in)    | tWTS   | 10                |      | 10  |      | 10  |      | 10                |      | ns    | 10    |
| Write command hold time (Test mode in)      | tWTH   | 10                |      | 10  |      | 10  |      | 10                |      | ns    | 10    |
| W to RAS precharge time (C-B-R refresh)     | tWRP   | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| W to RAS hold time (C-B-R refresh)          | tWRH   | 10                |      | 10  |      | 10  |      | 10                |      | ns    |       |
| Output data hold time                       | tDOH   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| Output buffer turn off delay from RAS       | tREZ   | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 6,15  |
| Output buffer turn off delay from $\bar{W}$ | tWEZ   | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 5     |
| W to data delay                             | tWED   | 15                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| OE to CAS hold time                         | tOCH   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| CAS hold time to OE                         | tCHO   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| OE precharge time                           | tOEP   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| W pulth width (Hyper Page Cycle)            | tWPE   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| RAS pulse width (C-B-R self refresh)        | tRASS  | 100               |      | 100 |      | 100 |      | 100               |      | us    | 12    |

Note) \*1 : 5V only, \*2 : 3.3V only



**KM48C2004B, KM48C2104B**  
**KM48V2004B, KM48V2104B**

**CMOS DRAM**

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , See note 1,2)

Test condition (5V device) :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{ih}/V_{il}=2.4/0.8\text{V}$ ,  $V_{oh}/V_{ol}=2.0/0.8\text{V}$

Test condition (3.3V device) :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{ih}/V_{il}=2.0/0.8\text{V}$ ,  $V_{oh}/V_{ol}=2.0/0.8\text{V}$

| Parameter  | Symbol | -5*1 |     | -6  |     | -7  |     | -8*2 |     | Units | Notes |
|--|--------|------|-----|-----|-----|-----|-----|------|-----|-------|-------|
|  |        | Min  | Max | Min | Max | Min | Max | Min  | Max |       |       |
| RAS precharge time ( $\bar{C}-\bar{B}-\bar{R}$ self refresh) | tRPS   | 90   |     | 110 |     | 130 |     | 150  |     | ns    | 12    |
| CAS hold time ( $\bar{C}-\bar{B}-\bar{R}$ self refresh)      | tCHS   | -50  |     | -50 |     | -50 |     | -50  |     | ns    | 12    |

**TEST MODE CYCLE**

(Note. 10, 11)

| Parameter   | Symbol | -5*1 |      | -6  |      | -7  |      | -8*2 |      | Units | Notes |
|---|--------|------|------|-----|------|-----|------|------|------|-------|-------|
|   |        | Min  | Max  | Min | Max  | Min | Max  | Min  | Max  |       |       |
| Random read or write cycle time                     | tRC    | 89   |      | 109 |      | 129 |      | 149  |      | ns    |       |
| Read-modify-write cycle time                        | tRWC   | 121  |      | 145 |      | 175 |      | 195  |      | ns    |       |
| Access time from $\bar{R}\bar{A}\bar{S}$            | tRAC   |      | 55   |     | 65   |     | 75   |      | 85   | ns    | 3,4,9 |
| Access time from $\bar{C}\bar{A}\bar{S}$            | tCAC   |      | 18   |     | 20   |     | 25   |      | 25   | ns    | 3,4   |
| Access time from column address                     | tAA    |      | 30   |     | 35   |     | 40   |      | 45   | ns    | 3,9   |
| RAS pulse width                                     | tRAS   | 55   | 10K  | 65  | 10K  | 75  | 10K  | 85   | 10K  | ns    |       |
| CAS pulse width                                     | tCAS   | 13   | 10K  | 15  | 10K  | 20  | 10K  | 25   | 10K  | ns    |       |
| RAS hold time                                       | tRSH   | 18   |      | 20  |      | 25  |      | 25   |      | ns    |       |
| CAS hold time                                       | tCSH   | 43   |      | 50  |      | 55  |      | 65   |      | ns    |       |
| Column address to $\bar{R}\bar{A}\bar{S}$ lead time | tRAL   | 30   |      | 35  |      | 40  |      | 45   |      | ns    |       |
| CAS to $\bar{W}$ delay time                         | tCWD   | 35   |      | 39  |      | 49  |      | 49   |      | ns    | 7     |
| RAS to $\bar{W}$ delay time                         | tRWD   | 72   |      | 84  |      | 99  |      | 109  |      | ns    | 7     |
| Column address to $\bar{W}$ delay time              | tAWD   | 47   |      | 54  |      | 64  |      | 69   |      | ns    | 7     |
| CAS precharge to $\bar{W}$ delay time               | tCPWD  | 52   |      | 59  |      | 69  |      | 74   |      | ns    | 7     |
| Hyper Page cycle time                               | tHPC   | 25   |      | 30  |      | 35  |      | 40   |      | ns    | 14    |
| Hyper page read-modify-write cycle time             | tHPRWC | 53   |      | 61  |      | 76  |      | 86   |      | ns    | 14    |
| RAS pulse width (Hyper page cycle)                  | tRASP  | 55   | 200K | 65  | 200K | 75  | 200K | 85   | 200K | ns    |       |
| Access time form $\bar{C}\bar{A}\bar{S}$ precharge  | tCPA   |      | 33   |     | 40   |     | 45   |      | 50   | ns    | 3     |
| OE access time                                      | tOEA   |      | 18   |     | 20   |     | 25   |      | 25   | ns    |       |
| OE to data delay                                    | tOED   | 18   |      | 20  |      | 25  |      | 25   |      | ns    |       |
| OE command hold time                                | tOEH   | 18   |      | 20  |      | 25  |      | 25   |      | ns    |       |

Note) \*1 : 5V only, \*2 : 3.3V only

**2**

**NOTES**

1. An initial pause of 200us is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V device)/1 TTL(3.3V device) loads and 100pF.
4. Operation within the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
6.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$ ,  $t_{RWD} \geq t_{RWD}(\text{min})$ ,  $t_{AWD} \geq t_{AWD}(\text{min})$  and  $t_{CPWD} \geq t_{CPWD}(\text{min})$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
7. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
8. These parameters are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles and to the  $\overline{\text{W}}$  falling edge in read-modify-write cycles.
9. Operation within the  $t_{RAD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled by  $t_{AA}$ .
10. These specifications are applied in the test mode.
11. In test mode read cycle, the values of  $t_{RAC}$ ,  $t_{AA}$  and  $t_{CAC}$  are delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding 5ns to the specified value in this data sheet.
12. For all of the refresh modes except for distributed  $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  refresh, 4096(4K Ref.)/2048(2K Ref.) cycles of burst refresh must be executed within 16ms before and after self-refresh in order to meet refresh specification.
13. If  $\overline{\text{RAS}}$  goes high before  $\overline{\text{CAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{CAS}}$  high going. If  $\overline{\text{CAS}}$  goes high before  $\overline{\text{RAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{RAS}}$  high going.
14.  $t_{ASC} \geq 6\text{ns}$ , Assume  $t_T = 2.0\text{ns}$

*1M x 16Bit CMOS Dynamic RAM with Fast Page Mode*

**DESCRIPTION**

This is a family of 1,048,576 x16 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage(+5.0V or +3.3V), refresh cycle(1K Ref. or 4K Ref.), access time(-6, -7 or -8), power consumption(Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family.

All of this family have  $\overline{CAS}$ -before- $\overline{RAS}$  refresh,  $\overline{RAS}$ -only refresh and Hidden refresh capabilities. Furthermore, self-refresh operation is available in self-refresh version.

This 1Mx16 Fast Page mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory unit for microcomputer, personal computer and portable machines.



**FEATURES**

• Part Identification

- KM416C1000A/A-L (5V, 4K Ref.)
- KM416C1200A/A-L (5V, 1K Ref.)
- KM416V1000A/A-L (3.3V, 4K Ref.)
- KM416V1200A/A-L (3.3V, 1K Ref.)

• Active Power Dissipation Unit : mW

| Speed | 3.3V |     | 5V  |     |
|-------|------|-----|-----|-----|
|       | 4K   | 1K  | 4K  | 1K  |
| -6    | 324  | 540 | 550 | 880 |
| -7    | 288  | 504 | 495 | 825 |
| -8    | 252  | 468 | 440 | 770 |

- Fast Page Mode operation
- 2  $\overline{CAS}$  Byte/Word Read/Write operation
- $\overline{CAS}$ -before- $\overline{RAS}$  refresh capability
- $\overline{RAS}$ -only and Hidden refresh capability
- Self-refresh capability(L-ver only)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Triple +5V±10% power supply(5V product)
- Triple +3.3V±0.3V power supply(3.3V product)


• Refresh cycles

| Part NO. | Vcc  | Refresh cycle | Refresh time |       |
|----------|------|---------------|--------------|-------|
|          |      |               | Normal       | L-ver |
| C1000A   | 5V   | 4K            | 64ms         | 128ms |
| V1000A   | 3.3V |               |              |       |
| C1200A   | 5V   | 1K            | 16ms         |       |
| V1200A   | 3.3V |               |              |       |

• Performance range:

| Speed | tRAC | tCAC | tRC   | tPC  |
|-------|------|------|-------|------|
| -6    | 60ns | 15ns | 110ns | 40ns |
| -7    | 70ns | 20ns | 130ns | 45ns |
| -8    | 80ns | 20ns | 150ns | 50ns |

**FUNCTIONAL BLOCK DIAGRAM**




Note) \*1 : 1K Refresh


**SAMSUNG ELECTRONIC CO., LTD.** reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)

• KM416C/V10(2)00AJ



• KM416C/V10(2)00AT



\* Note : ( ) --> 1K Product

| Pin Name | Pin Function                |
|----------|-----------------------------|
| A0 - A11 | Address Inputs(4K Product)  |
| A0 - A9  | Address Inputs(1K Product)  |
| DQ0 -15  | Data In/Out                 |
| Vss      | Ground                      |
| RAS      | Row Address Strobe          |
| UCAS     | Upper Column Address Strobe |
| LCAS     | Lower Column Address Strobe |
| W        | Read/Write Input            |
| OE       | Data Outputs Enable         |
| VCC      | Power(+5.0V)                |
|          | Power(+3.3V)                |
| N.C      | No Connection               |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating       |             | Units |
|---|------------------------------------|--------------|-------------|-------|
|   |                                    | 3.3V         | 5V          |       |
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | -1 to +7.0  | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | -1 to +7.0  | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | -55 to +150 | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | 1           | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | 50          | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**2**

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | 3.3V               |     |                                    | 5V                 |     |                                  | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|--------------------|-----|----------------------------------|------|
|                    |                 | Min                | Typ | Max                                | Min                | Typ | Max                              |      |
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | 4.5                | 5.0 | 5.5                              | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | 0                  | 0   | 0                                | V    |
| Input High Voltage | V <sub>IH</sub> | 2.1                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | 2.4                | -   | V <sub>CC</sub> +1 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | -1.0 <sup>*2</sup> | -   | 0.8                              | V    |

\*1 : V<sub>CC</sub> + 1.3V/15ns(3.3V), V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>.

\*2 : - 1.3V/15ns(3.3V), - 2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS** (Recommended operating conditions unless otherwise noted.)

|      | Parameter   | Symbol            | Min | Max | Units |
|------|---|-------------------|-----|-----|-------|
| 3.3V | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.3V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
|      | Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
|      | Output High Voltage Level(I <sub>OH</sub> =-2mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level(I <sub>OL</sub> =2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |
| 5V   | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
|      | Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
|      | Output High Voltage Level(I <sub>OH</sub> =-5mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level(I <sub>OL</sub> =4.2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |

**DC AND OPERATING CHARACTERISTICS** (Recommended operating conditions unless otherwise noted.)

| Symbol           | Power       | Speed      | Max         |             |             |             | Units |
|------------------|-------------|------------|-------------|-------------|-------------|-------------|-------|
|                  |             |            | KM416V1000A | KM416V1200A | KM416C1000A | KM416C1200A |       |
| I <sub>CC1</sub> | Don't care  | -6         | 90          | 150         | 100         | 160         | mA    |
|                  |             | -7         | 80          | 140         | 90          | 150         |       |
|                  |             | -8         | 70          | 130         | 80          | 140         |       |
| I <sub>CC2</sub> | Normal<br>L | Don't care | 1           | 1           | 2           | 2           | mA    |
|                  |             |            | 1           | 1           | 1           | 1           |       |
| I <sub>CC3</sub> | Don't care  | -6         | 90          | 150         | 100         | 160         | mA    |
|                  |             | -7         | 80          | 140         | 90          | 150         |       |
|                  |             | -8         | 70          | 130         | 80          | 140         |       |
| I <sub>CC4</sub> | Don't care  | -6         | 90          | 100         | 100         | 110         | mA    |
|                  |             | -7         | 80          | 90          | 90          | 100         |       |
|                  |             | -8         | 70          | 80          | 80          | 90          |       |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 0.5         | 0.5         | 1           | 1           | mA    |
|                  |             |            | 0.2         | 0.2         | 0.2         | 0.2         |       |
| I <sub>CC6</sub> | Don't care  | -6         | 90          | 150         | 100         | 160         | mA    |
|                  |             | -7         | 80          | 140         | 90          | 150         |       |
|                  |             | -8         | 70          | 130         | 80          | 140         |       |
| I <sub>CC7</sub> | L           | Don't care | 400         | 300         | 450         | 350         | μA    |
| I <sub>CC8</sub> | L           | Don't care | 200         | 200         | 250         | 250         | μA    |

I<sub>CC1</sub>\* : Operating Current ( $\overline{RAS}$ ,  $\overline{UCAS}$ ,  $\overline{LCAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby Current ( $\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -Only Refresh Current ( $\overline{UCAS}=\overline{LCAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Fast Page Mode Current ( $\overline{RAS}=V_{IL}$ ,  $\overline{UCAS}$  or  $\overline{LCAS}$ , Address cycling @t<sub>PC</sub>=min.)

I<sub>CC5</sub> : Standby Current ( $\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh Current ( $\overline{RAS}$ ,  $\overline{UCAS}$  or  $\overline{LCAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V<sub>IH</sub>)=V<sub>CC</sub>-0.2V, Input low voltage(V<sub>IL</sub>)=0.2V,  $\overline{UCAS}$ ,  $\overline{LCAS}$ =0.2V,

Din = Don't care, t<sub>RC</sub> = 31.25μs(4K/L-ver), 125μs(1K/L-ver), t<sub>RAS</sub>=t<sub>RASmin</sub>~300 ns

I<sub>CC8</sub> : Self Refresh Current

$\overline{RAS}=\overline{UCAS}=\overline{LCAS}=V_{IL}$ ,  $\overline{W}=\overline{OE}=A0 \sim A11 = V_{CC}-0.2V$  or 0.2V,

DQ0 ~ DQ15= V<sub>CC</sub>-0.2V, 0.2V or Open

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one fast page mode cycle time t<sub>PC</sub>.

# KM416C1000A, KM416C1200A

# KM416V1000A, KM416V1200A

## CMOS DRAM

CAPACITANCE( $T_A=25^\circ\text{C}$ ,  $V_{CC}=5\text{V}$  or  $3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter  | Symbol    | Min | Max | Unit |
|--|-----------|-----|-----|------|
| Input capacitance [A0 - A11]   | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{LCAS}}$ , W, $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ15]  | $C_{DQ}$  | -   | 7   | pF   |

### AC CHARACTERISTICS ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 2)

Test condition(5V device) :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{ih}/V_{il}=2.4/0.8\text{V}$ ,  $V_{oh}/V_{ol}=2.4/0.4\text{V}$

Test condition(3.3V device) :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{ih}/V_{il}=2.1/0.8\text{V}$ ,  $V_{oh}/V_{ol}=2.0/0.8\text{V}$

| Parameter   | Symbol | - 6 |     | - 7 |     | - 8 |     | Units | Notes  |
|---|--------|-----|-----|-----|-----|-----|-----|-------|--------|
|   |        | Min | Max | Min | Max | Min | Max |       |        |
| Random read or write cycle time                                   | tRC    | 110 |     | 130 |     | 150 |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 155 |     | 185 |     | 205 |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |     | 60  |     | 70  |     | 80  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |     | 15  |     | 20  |     | 20  | ns    | 3,4,5  |
| Access time from column address                                   | tAA    |     | 30  |     | 35  |     | 40  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 0   |     | 0   |     | 0   |     | ns    | 3      |
| Output buffer turn-off delay                                      | tOFF   | 0   | 15  | 0   | 15  | 0   | 15  | ns    | 6      |
| Transition time (rise and fall)                                   | tT     | 3   | 50  | 3   | 50  | 3   | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 40  |     | 50  |     | 60  |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 60  | 10K | 70  | 10K | 80  | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 15  |     | 20  |     | 20  |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 60  |     | 70  |     | 80  |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 15  | 10K | 20  | 10K | 20  | 10K | ns    |        |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20  | 45  | 20  | 50  | 20  | 60  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15  | 30  | 15  | 35  | 15  | 40  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5   |     | 5   |     | 5   |     | ns    |        |
| Row address set-up time   | tASR   | 0   |     | 0   |     | 0   |     | ns    |        |
| Row address hold time   | tRAH   | 10  |     | 10  |     | 10  |     | ns    |        |
| Column address set-up time  | tASC   | 0   |     | 0   |     | 0   |     | ns    | 11     |
| Column address hold time  | tCAH   | 10  |     | 15  |     | 15  |     | ns    | 11     |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 30  |     | 35  |     | 40  |     | ns    |        |
| Read command set-up time  | tRCS   | 0   |     | 0   |     | 0   |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Write command set-up time   | tWCS   | 0   |     | 0   |     | 0   |     | ns    | 7      |
| Write command hold time   | tWCH   | 10  |     | 15  |     | 15  |     | ns    |        |
| Write command pulse width   | tWP    | 10  |     | 15  |     | 15  |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 15  |     | 15  |     | 20  |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 15  |     | 15  |     | 20  |     | ns    |        |

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_{\text{A}} \leq 70^{\circ}\text{C}$ , See note 2)

| Parameter   | Symbol | - 6 |      | - 7 |      | - 8 |      | Units | Notes |
|---|--------|-----|------|-----|------|-----|------|-------|-------|
|   |        | Min | Max  | Min | Max  | Min | Max  |       |       |
| Data set-up time  | tDS    | 0   |      | 0   |      | 0   |      | ns    | 9,17  |
| Data hold time  | tDH    | 10  |      | 15  |      | 15  |      | ns    | 9,17  |
| Refresh period(1K, Normal)  | tREF   |     | 16   |     | 16   |     | 16   | ms    |       |
| Refresh period(4K, Normal)  | tREF   |     | 64   |     | 64   |     | 64   | ms    |       |
| Refresh period(L-ver)   | tREF   |     | 128  |     | 128  |     | 128  | ms    |       |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time   | tCWD   | 40  |      | 50  |      | 50  |      | ns    | 7     |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time   | tRWD   | 85  |      | 95  |      | 105 |      | ns    | 7     |
| Column address to $\overline{\text{W}}$ delay time  | tAWD   | 55  |      | 60  |      | 65  |      | ns    | 7     |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time                                   | tCPWD  | 60  |      | 65  |      | 70  |      | ns    |       |
| $\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh) | tCSR   | 5   |      | 5   |      | 5   |      | ns    | 15    |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)   | tCHR   | 10  |      | 10  |      | 10  |      | ns    | 16    |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time                                       | tRPC   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time( $\overline{\text{CBR}}$ counter test cycle)                     | tCPT   | 20  |      | 25  |      | 30  |      | ns    |       |
| Access time from $\overline{\text{CAS}}$ precharge  | tCPA   |     | 35   |     | 40   |     | 45   | ns    | 3     |
| Fast Page mode cycle time   | tPC    | 40  |      | 45  |      | 50  |      | ns    |       |
| Fast Page mode read-modify-write cycle time   | tPRWC  | 80  |      | 95  |      | 100 |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time (Fast page cycle)  | tCP    | 10  |      | 10  |      | 10  |      | ns    |       |
| $\overline{\text{RAS}}$ pulse width (Fast page cycle)   | tRASP  | 60  | 200K | 70  | 200K | 80  | 200K | ns    |       |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge                                | tRHCP  | 35  |      | 40  |      | 45  |      | ns    |       |
| $\overline{\text{OE}}$ access time  | tOEA   |     | 15   |     | 20   |     | 20   | ns    | 3     |
| $\overline{\text{OE}}$ to data delay  | tOED   | 15  |      | 20  |      | 20  |      | ns    |       |
| Out put buffer turn off delay time from $\overline{\text{OE}}$  | tOEZ   | 0   | 15   | 0   | 20   | 0   | 20   | ns    | 6     |
| $\overline{\text{OE}}$ command hold time  | tOEH   | 15  |      | 20  |      | 20  |      | ns    |       |
| $\overline{\text{RAS}}$ pulse width( $\overline{\text{C}}$ -B- $\overline{\text{R}}$ self refresh)      | tRASS  | 100 |      | 100 |      | 100 |      | us    | 18    |
| $\overline{\text{RAS}}$ precharge time ( $\overline{\text{C}}$ -B- $\overline{\text{R}}$ self refresh)  | tRPS   | 110 |      | 130 |      | 150 |      | ns    | 18    |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{C}}$ -B- $\overline{\text{R}}$ self refresh)       | tCHS   | -50 |      | -50 |      | -50 |      | ns    | 18    |




**NOTES**

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles before proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL (5V device)/ 1 TTL(3.3V device) loads and 100pF.
4. Operation within the  $t_{\text{RCD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
5. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
7.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ ,  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$  and  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{\text{RAD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled by  $t_{\text{AA}}$ .

**KM416C/V10(2)00A/A-L Truth Table**

| RAS | $\overline{\text{CAS}}$ | $\overline{\text{UCAS}}$ | $\overline{\text{W}}$ | $\overline{\text{OE}}$ | DQ0 -DQ7 | DQ8 - DQ15 | STATE      |
|-----|-------------------------|--------------------------|-----------------------|------------------------|----------|------------|------------|
| H   | X                       | X                        | X                     | X                      | Hi-Z     | Hi-Z       | Standby    |
| L   | H                       | H                        | X                     | X                      | Hi-Z     | Hi-Z       | Refresh    |
| L   | L                       | H                        | H                     | L                      | DQ-OUT   | Hi-Z       | Byte Read  |
| L   | H                       | L                        | H                     | L                      | Hi-Z     | DQ-OUT     | Byte Read  |
| L   | L                       | L                        | H                     | L                      | DQ-OUT   | DQ-OUT     | Word Read  |
| L   | L                       | H                        | L                     | H                      | DQ-IN    | -          | Byte Write |
| L   | H                       | L                        | L                     | H                      | -        | DQ-IN      | Byte Write |
| L   | L                       | L                        | L                     | H                      | DQ-IN    | DQ-IN      | Word Write |
| L   | L                       | L                        | H                     | H                      | Hi-Z     | Hi-Z       | -          |

11.  $t_{ASC}$ ,  $t_{CAH}$  are referenced to the earlier  $\overline{CAS}$  falling edge.
12.  $t_{CP}$  is specified from the last  $\overline{CAS}$  rising edge in the previous cycle to the first  $\overline{CAS}$  falling edge in the next cycle.
13.  $t_{CWD}$  is referenced to the later  $\overline{CAS}$  falling edge at word read-modify-write cycle.
14.  $t_{CWL}$  is specified from  $\overline{W}$  falling edge to the earlier  $\overline{CAS}$  rising edge.
15.  $t_{CSR}$  is referenced to earlier  $\overline{CAS}$  falling low before  $\overline{RAS}$  transition low.
16.  $t_{CHR}$  is referenced to the later  $\overline{CAS}$  rising high after  $\overline{RAS}$  transition low.



17.  $t_{DS}$ ,  $t_{DH}$  is independently specified for lower byte  $D_{IN}(0-7)$ , upper byte  $D_{IN}(8-15)$ .
18. For all of the refresh modes except for distributed  $\overline{CAS}$ -Before- $\overline{RAS}$  refresh, 4096 cycle(1024 cycle) of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification(L-version).

*1M x 16Bit CMOS Dynamic RAM with Extended Data Out*

**DESCRIPTION**

This is a family of 1,048,576 x16 bit Dxtended Data Out CMOS DRAMs. Dxtended Data Out mode offers high speed random access of memory cells within the same row, so called Hyper Page Mode. Power supply voltage(+5.0V or +3.3V), refresh cycle(1K Ref. or 4K Ref.), access time(-6, -7 or -8), power consumption(Normal or Low power ) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, self-refresh operation is available in Low power version.

This 1Mx16 Extended Data Out mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memroy unit for microcomputer, personal computer and portable machines.



**FEATURES**

• Part Identification

- KM416C1004A/A-L (5V, 4K Ref.)
- KM416C1204A/A-L (5V, 1K Ref.)
- KM416V1004A/A-L (3.3V, 4K Ref.)
- KM416V1204A/A-L (3.3V, 1K Ref.)

• Active Power Dissipation

Unit : mW

| Speed | 3.3V |     | 5V  |     |
|-------|------|-----|-----|-----|
|       | 4K   | 1K  | 4K  | 1K  |
| -6    | 324  | 540 | 550 | 880 |
| -7    | 288  | 504 | 495 | 825 |
| -8    | 252  | 468 | 440 | 770 |

- Extended Data Out mode operation (Fast Page mode with Extended Data Out)
- 2 $\overline{\text{CAS}}$  Byte/Word Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability(L-ver only)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Triple +5V $\pm$ 10% power supply(5V product)
- Triple +3.3V $\pm$ 0.3V power supply(3.3V product)


• Refresh cycles

| Part NO. | Vcc  | Refresh cycle | Refresh period |       |
|----------|------|---------------|----------------|-------|
|          |      |               | Normal         | L-ver |
| C1004A   | 5V   | 4K            | 64ms           | 128ms |
| V1004A   | 3.3V |               |                |       |
| C1204A   | 5V   | 1K            | 16ms           |       |
| V1204A   | 3.3V |               |                |       |

• Performance range:

| Speed | tRAC | tCAC | tRC   | tHPC |
|-------|------|------|-------|------|
| -6    | 60ns | 17ns | 104ns | 25ns |
| -7    | 70ns | 20ns | 124ns | 30ns |
| -8    | 80ns | 20ns | 144ns | 35ns |


**FUNCTIONAL BLOCK DIAGRAM**



(Note) \*1 : 1K Refresh

**SAMSUNG ELECTRONIC CO., LTD.** reserves the right to change products and specifications without notice.

**PIN CONFIGURATION (Top Views)**



\* Note : (N.C) --> 1K Product

| Pin Name | Pin Function                |
|----------|-----------------------------|
| A0 - A11 | Address Inputs(4K Product)  |
| A0 - A9  | Address Inputs(1K Product)  |
| DQ0 - 15 | Data In/Out                 |
| Vss      | Ground                      |
| RAS      | Row Address Strobe          |
| UCAS     | Upper Column Address Strobe |
| LCAS     | Lower Column Address Strobe |
| W        | Read/Write Input            |
| OE       | Data Outputs Enable         |
| Vcc      | Power(+5.0V)                |
|          | Power(+3.3V)                |
| N.C      | No Connection               |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating       |             | Units |
|---|------------------------------------|--------------|-------------|-------|
|   |                                    | 3.3V         | 5V          |       |
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | -1 to +7.0  | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | -1 to +7.0  | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | -55 to +150 | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | 1           | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | 50          | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | 3.3V               |     |                                    | 5V                 |     |                                  | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|--------------------|-----|----------------------------------|------|
|                    |                 | Min                | Typ | Max                                | Min                | Typ | Max                              |      |
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | 4.5                | 5.0 | 5.5                              | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | 0                  | 0   | 0                                | V    |
| Input High Voltage | V <sub>IH</sub> | 2.1                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | 2.4                | -   | V <sub>CC</sub> +1 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | -1.0 <sup>*2</sup> | -   | 0.8                              | V    |

\*1 : V<sub>CC</sub> + 1.3V/15ns(3.3V), V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>.

\*2 : - 1.3V/15ns(3.3V), - 2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS** (Recommended operating conditions unless otherwise noted.)

|      | Parameter   | Symbol            | Min | Max | Units |
|------|---|-------------------|-----|-----|-------|
| 3.3V | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.3V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
|      | Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
|      | Output High Voltage Level(I <sub>OH</sub> =-2mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level(I <sub>OL</sub> =2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |
| 5V   | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
|      | Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
|      | Output High Voltage Level(I <sub>OH</sub> =-5mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level(I <sub>OL</sub> =4.2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |

**DC AND OPERATING CHARACTERISTICS** (Recommended operating conditions unless otherwise noted.)

| Symbol           | Power       | Speed      | Max         |             |             |             | Units |
|------------------|-------------|------------|-------------|-------------|-------------|-------------|-------|
|                  |             |            | KM416V1004A | KM416V1204A | KM416C1004A | KM416C1204A |       |
| I <sub>CC1</sub> | Don't care  | -6         | 90          | 150         | 100         | 160         | mA    |
|                  |             | -7         | 80          | 140         | 90          | 150         | mA    |
|                  |             | -8         | 70          | 130         | 80          | 140         | mA    |
| I <sub>CC2</sub> | Normal<br>L | Don't care | 1           | 1           | 2           | 2           | mA    |
|                  |             |            | 1           | 1           | 1           | 1           | mA    |
| I <sub>CC3</sub> | Don't care  | -6         | 90          | 150         | 100         | 160         | mA    |
|                  |             | -7         | 80          | 140         | 90          | 150         | mA    |
|                  |             | -8         | 70          | 130         | 80          | 140         | mA    |
| I <sub>CC4</sub> | Don't care  | -6         | 110         | 120         | 120         | 130         | mA    |
|                  |             | -7         | 100         | 110         | 110         | 120         | mA    |
|                  |             | -8         | 90          | 100         | 100         | 110         | mA    |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 0.5         | 0.5         | 1           | 1           | mA    |
|                  |             |            | 0.2         | 0.2         | 0.2         | 0.2         | mA    |
| I <sub>CC6</sub> | Don't care  | -6         | 90          | 150         | 100         | 160         | mA    |
|                  |             | -7         | 80          | 140         | 90          | 150         | mA    |
|                  |             | -8         | 70          | 130         | 80          | 140         | mA    |
| I <sub>CC7</sub> | L           | Don't care | 400         | 400         | 450         | 350         | μA    |
| I <sub>CC8</sub> | L           | Don't care | 200         | 200         | 250         | 250         | μA    |

I<sub>CC1</sub>\* : Operating Current ( $\overline{RAS}$ ,  $\overline{UCAS}$ ,  $\overline{LCAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby Current ( $\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -Only Refresh Current ( $\overline{UCAS}=\overline{LCAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Hyper Page Mode Current ( $\overline{RAS}=V_{IL}$ ,  $\overline{UCAS}$  or  $\overline{LCAS}$ , Address cycling @t<sub>HPC</sub>=min.)

I<sub>CC5</sub> : Standby Current ( $\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh Current ( $\overline{RAS}$ ,  $\overline{UCAS}$  or  $\overline{LCAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V<sub>IH</sub>)=V<sub>CC</sub>-0.2V, Input low voltage(V<sub>IL</sub>)=0.2V,  $\overline{UCAS}$ ,  $\overline{LCAS}$ = 0.2V,

Din = Don't care, T<sub>RC</sub> = 31.25μs(4K/L-ver), 125μs(1K/L-ver), T<sub>RAS</sub>=T<sub>RASmin</sub>~300 ns

I<sub>CC8</sub> : Self Refresh Current

$\overline{RAS}=\overline{UCAS}=\overline{LCAS}=V_{IL}$ ,  $\overline{W}=\overline{OE}=A0 \sim A11 = V_{CC}-0.2V$  or 0.2V,

DQ0 ~ DQ15= V<sub>CC</sub>-0.2V, 0.2V or Open

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one hyper page mode cycle time t<sub>HPC</sub>.

**KM416C1004A, KM416C1204A**  
**KM416V1004A, KM416V1204A**

**CMOS DRAM**

**CAPACITANCE**( $T_A=25^{\circ}\text{C}$ ,  $V_{CC}=5\text{V}$  or  $3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter  | Symbol    | Min | Max | Unit |
|--|-----------|-----|-----|------|
| Input capacitance [A0 - A11]   | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{UCAS}}$ , $\overline{\text{LCAS}}$ , $\overline{\text{W}}$ , $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ15]  | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , See note 2)

Test condition(5V device) :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{ih}/V_{il}=2.4/0.8\text{V}$ ,  $V_{oh}/V_{ol}=2.0/0.8\text{V}$

Test condition(3.3V device) :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{ih}/V_{il}=2.1/0.8\text{V}$ ,  $V_{oh}/V_{ol}=2.0/0.8\text{V}$

| Parameter   | Symbol | - 6 |     | - 7 |     | - 8 |     | Units | Notes  |
|---|--------|-----|-----|-----|-----|-----|-----|-------|--------|
|   |        | Min | Max | Min | Max | Min | Max |       |        |
| Random read or write cycle time                                   | tRC    | 104 |     | 124 |     | 144 |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 140 |     | 170 |     | 190 |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |     | 60  |     | 70  |     | 80  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |     | 17  |     | 20  |     | 20  | ns    | 3,4,5  |
| Access time from column address                                   | tAA    |     | 30  |     | 35  |     | 40  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 3   |     | 3   |     | 3   |     | ns    | 3      |
| $\overline{\text{OE}}$ to output in Low-Z                         | tOLZ   | 3   |     | 3   |     | 3   |     | ns    | 3      |
| Output buffer turn-off delay from $\overline{\text{CAS}}$         | tCEZ   | 3   | 15  | 3   | 20  | 3   | 20  | ns    | 6,13   |
| Transition time (rise and fall)                                   | tT     | 2   | 50  | 2   | 50  | 2   | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 40  |     | 50  |     | 60  |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 60  | 10K | 70  | 10K | 80  | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 17  |     | 20  |     | 20  |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 50  |     | 60  |     | 70  |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 10  | 10K | 15  | 10K | 20  | 10K | ns    |        |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20  | 43  | 20  | 50  | 20  | 60  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15  | 30  | 15  | 35  | 15  | 40  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5   |     | 5   |     | 5   |     | ns    |        |
| Row address set-up time   | tASR   | 0   |     | 0   |     | 0   |     | ns    |        |
| Row address hold time   | tRAH   | 10  |     | 10  |     | 10  |     | ns    |        |
| Column address set-up time  | tASC   | 0   |     | 0   |     | 0   |     | ns    | 14     |
| Column address hold time  | tCAH   | 10  |     | 15  |     | 15  |     | ns    | 14     |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 30  |     | 35  |     | 40  |     | ns    |        |
| Read command set-up time  | tRCS   | 0   |     | 0   |     | 0   |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Write command set-up time   | tWCS   | 0   |     | 0   |     | 0   |     | ns    | 7      |
| Write command hold time   | tWCH   | 10  |     | 15  |     | 15  |     | ns    |        |
| Write command pulse width   | tWP    | 10  |     | 15  |     | 15  |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 15  |     | 20  |     | 20  |     | ns    |        |

2

AC CHARACTERISTICS (Continued)

| Parameter  | Symbol | - 6 |      | - 7 |      | - 8 |      | Units | Notes |
|--|--------|-----|------|-----|------|-----|------|-------|-------|
|  |        | Min | Max  | Min | Max  | Min | Max  |       |       |
| Write command to $\overline{CAS}$ lead time  | tCWL   | 10  |      | 15  |      | 20  |      | ns    | 17    |
| Data set-up time   | tDS    | 0   |      | 0   |      | 0   |      | ns    | 9,20  |
| Data hold time   | tDH    | 10  |      | 15  |      | 15  |      | ns    | 9,20  |
| Refresh period(1K, Normal)   | tREF   |     | 16   |     | 16   |     | 16   | ms    |       |
| Refresh period(4K, Normal)   | tREF   |     | 64   |     | 64   |     | 64   | ms    |       |
| Refresh period(L-ver)  | tREF   |     | 128  |     | 128  |     | 128  | ms    |       |
| $\overline{CAS}$ to $\overline{W}$ delay time                                      | tCWD   | 36  |      | 44  |      | 44  |      | ns    | 7,16  |
| $\overline{RAS}$ to $\overline{W}$ delay time                                      | tRWD   | 79  |      | 94  |      | 104 |      | ns    | 7     |
| Column address to $\overline{W}$ delay time  | tAWD   | 49  |      | 59  |      | 64  |      | ns    | 7     |
| $\overline{CAS}$ precharge to $\overline{W}$ delay time                            | tCPWD  | 54  |      | 64  |      | 69  |      | ns    |       |
| $\overline{CAS}$ set-up time ( $\overline{CAS}$ -before- $\overline{RAS}$ refresh) | tCSR   | 5   |      | 5   |      | 10  |      | ns    | 18    |
| $\overline{CAS}$ hold time ( $\overline{CAS}$ -before- $\overline{RAS}$ refresh)   | tCHR   | 10  |      | 10  |      | 10  |      | ns    | 19    |
| $\overline{RAS}$ to $\overline{CAS}$ precharge time                                | tRPC   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{CAS}$ precharge time(CBR counter test cycle)                            | tCPT   | 20  |      | 25  |      | 30  |      | ns    |       |
| Access time from $\overline{CAS}$ precharge  | tCPA   |     | 35   |     | 40   |     | 45   | ns    | 3     |
| Hyper Page mode cycle time   | tHPC   | 25  |      | 30  |      | 35  |      | ns    | 11    |
| Hyper Page mode read-modify-write cycle time                                       | tHPRWC | 56  |      | 71  |      | 81  |      | ns    | 11    |
| $\overline{CAS}$ precharge time Hyper page cycle)                                  | tCP    | 10  |      | 10  |      | 10  |      | ns    | 15    |
| $\overline{RAS}$ pulse width (Hyper page cycle)                                    | tRASP  | 60  | 200K | 70  | 200K | 80  | 200K | ns    |       |
| $\overline{RAS}$ hold time from $\overline{CAS}$ precharge                         | tRHCP  | 35  |      | 40  |      | 45  |      | ns    |       |
| $\overline{OE}$ access time  | tOEA   |     | 15   |     | 20   |     | 20   | ns    | 3     |
| $\overline{OE}$ to data delay  | tOED   | 15  |      | 20  |      | 20  |      | ns    |       |
| Out put buffer turn off delay time from $\overline{OE}$                            | tO EZ  | 3   | 15   | 3   | 20   | 3   | 20   | ns    | 6     |
| $\overline{OE}$ command hold time  | tOEH   | 15  |      | 20  |      | 20  |      | ns    |       |
| Output data hold time  | tDOH   | 5   |      | 5   |      | 5   |      | ns    |       |
| Output buffer turn off delay from $\overline{RAS}$                                 | tREZ   | 3   | 15   | 3   | 20   | 3   | 20   | ns    | 6,13  |
| Output buffer turn off delay from $\overline{W}$                                   | tWEZ   | 3   | 15   | 3   | 20   | 3   | 20   | ns    | 6     |
| $\overline{W}$ to data delay   | tWED   | 15  |      | 20  |      | 20  |      | ns    |       |
| $\overline{OE}$ to $\overline{CAS}$ hold time                                      | tOCH   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{CAS}$ hold time to $\overline{OE}$                                      | tCHO   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{OE}$ precharge time   | tOEP   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{W}$ pulse width   | tWPE   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{RAS}$ pulse width(C-B-R self refresh)                                   | tRASS  | 100 |      | 100 |      | 100 |      | us    | 12    |
| $\overline{RAS}$ precharge time (C-B-R self refresh)                               | tRPS   | 110 |      | 130 |      | 150 |      | ns    | 12    |
| $\overline{CAS}$ hold time (C-B-R self refresh)                                    | tCHS   | -50 |      | -50 |      | -50 |      | ns    | 12    |



**NOTES**


1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles before proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL (5V device)/ 1 TTL(3.3V device) loads and 100pF.
4. Operation within the  $t_{\text{RCD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
5. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ ,  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$  and  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{\text{RAD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled by  $t_{\text{AA}}$ .

**2**

**KM416C/V10(2)04A/A-L Truth Table**

| $\overline{\text{RAS}}$ | $\overline{\text{CAS}}$ | $\overline{\text{CAS}}$ | $\overline{\text{W}}$ | $\overline{\text{OE}}$ | DQ0-DQ7 | DQ8-DQ15 | STATE      |
|-------------------------|-------------------------|-------------------------|-----------------------|------------------------|---------|----------|------------|
| H                       | X                       | X                       | X                     | X                      | Hi-Z    | Hi-Z     | Standby    |
| L                       | H                       | H                       | X                     | X                      | Hi-Z    | Hi-Z     | Refresh    |
| L                       | L                       | H                       | H                     | L                      | DQ-OUT  | Hi-Z     | Byte Read  |
| L                       | H                       | L                       | H                     | L                      | Hi-Z    | DQ-OUT   | Byte Read  |
| L                       | L                       | L                       | H                     | L                      | DQ-OUT  | DQ-OUT   | Word Read  |
| L                       | L                       | H                       | L                     | H                      | DQ-IN   | -        | Byte Write |
| L                       | H                       | L                       | L                     | H                      | -       | DQ-IN    | Byte Write |
| L                       | L                       | L                       | L                     | H                      | DQ-IN   | DQ-IN    | Word Write |
| L                       | L                       | L                       | H                     | H                      | Hi-Z    | Hi-Z     | -          |

11.  $t_{ASC} \geq 6 \text{ ns}$ , Assume  $t_T = 2.0 \text{ ns}$
12. For all of the refresh modes except for distributed  $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  refresh, 4096 cycle(1024 cycle) of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification(L-version).
13. If  $\overline{\text{RAS}}$  goes to high before  $\overline{\text{CAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{CAS}}$  high going. If  $\overline{\text{CAS}}$  goes to high before  $\overline{\text{RAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{RAS}}$  high going.
14.  $t_{ASC}$ ,  $t_{CAH}$  are referenced to the earlier  $\overline{\text{CAS}}$  falling edge.
15.  $t_{CP}$  is specified from the last  $\overline{\text{CAS}}$  rising edge in the previous cycle to the first  $\overline{\text{CAS}}$  falling edge in the next cycle.
16.  $t_{CWD}$  is referenced to the later  $\overline{\text{CAS}}$  falling edge at word read-modify-write cycle.
17.  $t_{CWL}$  is specified from  $\overline{\text{W}}$  falling edge to the earlier  $\overline{\text{CAS}}$  rising edge.
18.  $t_{CSR}$  is referenced to earlier  $\overline{\text{CAS}}$  falling low before  $\overline{\text{RAS}}$  transition low.
19.  $t_{CHR}$  is referenced to the later  $\overline{\text{CAS}}$  rising high after  $\overline{\text{RAS}}$  transition low.



20.  $t_{DS}$ ,  $t_{DH}$  is independently specified for lower byte  $D_{IN}(0\sim7)$ , upper byte  $D_{IN}(8\sim15)$ .

*1M x 16Bit CMOS Dynamic RAM with Fast Page Mode*

**DESCRIPTION**

This is a family of 1,048,576 x16 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage (+5.0V or +3.3V), refresh cycle (1K Ref. or 4K Ref.), access time (-5, -6, -7 or -8), power consumption (Normal or Low power) and package type (SOJ or TSOP-II) are optional features of this family. All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, self-refresh operation is available in L-version.

This 1Mx16 Fast Page mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory unit for microcomputer, personal computer and portable machines.

**2**

**FEATURES**

• Part Identification

- KM416C1000B/B-L (5V, 4K Ref.)
- KM416C1200B/B-L (5V, 1K Ref.)
- KM416V1000B/B-L (3.3V, 4K Ref.)
- KM416V1200B/B-L (3.3V, 1K Ref.)

• Active Power Dissipation

Unit : mW

| Speed | 3.3V |     | 5V  |     |
|-------|------|-----|-----|-----|
|       | 4K   | 1K  | 4K  | 1K  |
| -5    | -    | -   | 605 | 880 |
| -6    | 360  | 540 | 550 | 825 |
| -7    | 324  | 504 | 495 | 770 |
| -8    | 288  | 468 | -   | -   |

• Fast Page Mode operation

- 2  $\overline{\text{CAS}}$  Byte/Word Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V $\pm$ 10% power supply (5V product)
- Single +3.3V $\pm$ 0.3V power supply (3.3V product)


• Refresh cycles

| Part NO. | Vcc  | Refresh cycle | Refresh time |       |
|----------|------|---------------|--------------|-------|
|          |      |               | Normal       | L-ver |
| C1000B   | 5V   | 4K            | 64ms         | 128ms |
| V1000B   | 3.3V |               |              |       |
| C1200B   | 5V   | 1K            | 16ms         |       |
| V1200B   | 3.3V |               |              |       |

• Performance range

| Speed | tRAC | tCAC | tRC   | tPC  | Remark  |
|-------|------|------|-------|------|---------|
| -5    | 50ns | 15ns | 90ns  | 35ns | 5V      |
| -6    | 60ns | 15ns | 110ns | 40ns | 5V/3.3V |
| -7    | 70ns | 20ns | 130ns | 45ns | 5V/3.3V |
| -8    | 80ns | 20ns | 150ns | 50ns | 3.3V    |


**FUNCTIONAL BLOCK DIAGRAM**



Note) \*1 : 1K Refresh

**SAMSUNG ELECTRONIC CO., LTD.** reserves the right to change products and specifications without notice.

**PIN CONFIGURATION (Top Views)**



\* A10 and A11 are N.C for KM416C/V1200B (5V/3.3V, 1K Ref. product)

J: 400mil 42 SOJ  
T: 400mil 50(44) TSOP II

| Pin Name | Pin Function                |
|----------|-----------------------------|
| A0 - A11 | Address Inputs (4K Product) |
| A0 - A9  | Address Inputs (1K Product) |
| DQ0 -15  | Data In/Out                 |
| Vss      | Ground                      |
| RAS      | Row Address Strobe          |
| UCAS     | Upper Column Address Strobe |
| LCAS     | Lower Column Address Strobe |
| W        | Read/Write Input            |
| OE       | Data Outputs Enable         |
| VCC      | Power (+5.0V)               |
|          | Power (+3.3V)               |
| N.C      | No Connection               |

**ABSOLUTE MAXIMUM RATINGS \***

| Parameter   | Symbol                             | Rating       |             | Units |
|---|------------------------------------|--------------|-------------|-------|
|   |                                    | 3.3V         | 5V          |       |
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | -1 to +7.0  | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | -1 to +7.0  | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | -55 to +150 | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | 1           | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | 50          | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | 3.3V               |     |                                    | 5V                 |     |                                  | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|--------------------|-----|----------------------------------|------|
|                    |                 | Min                | Typ | Max                                | Min                | Typ | Max                              |      |
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | 4.5                | 5.0 | 5.5                              | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | 0                  | 0   | 0                                | V    |
| Input High Voltage | V <sub>IH</sub> | 2.1                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | 2.4                | -   | V <sub>CC</sub> +1 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | -1.0 <sup>*2</sup> | -   | 0.8                              | V    |

\*1 : V<sub>CC</sub>+1.3V/15ns(3.3V), V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>.

\*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

|      | Parameter   | Symbol              | Min | Max | Units |
|------|---|---------------------|-----|-----|-------|
| 3.3V | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.3V, all other pins not under test=0 volt.) | I <sub>IL</sub> (L) | - 5 | 5   | μA    |
|      | Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                              | I <sub>OL</sub> (L) | - 5 | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-2mA)   | V <sub>OH</sub>     | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =2mA)   | V <sub>OL</sub>     | -   | 0.4 | V     |
| 5V   | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V, all other pins not under test=0 volt.) | I <sub>IL</sub> (L) | - 5 | 5   | μA    |
|      | Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                              | I <sub>OL</sub> (L) | - 5 | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-5mA)   | V <sub>OH</sub>     | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =4.2mA)   | V <sub>OL</sub>     | -   | 0.4 | V     |

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Symbol | Power       | Speed      | Max         |             |             |             | Units |
|--------|-------------|------------|-------------|-------------|-------------|-------------|-------|
|        |             |            | KM416V1000B | KM416V1200B | KM416C1000B | KM416C1200B |       |
| Icc1   | Don't care  | -5         | -           | -           | 110         | 160         | mA    |
|        |             | -6         | 100         | 150         | 100         | 150         | mA    |
|        |             | -7         | 90          | 140         | 90          | 140         | mA    |
|        |             | -8         | 80          | 130         | -           | -           | mA    |
| Icc2   | Normal<br>L | Don't care | 1           | 1           | 2           | 2           | mA    |
|        |             |            | 1           | 1           | 1           | 1           | mA    |
| Icc3   | Don't care  | -5         | -           | -           | 110         | 160         | mA    |
|        |             | -6         | 100         | 150         | 100         | 150         | mA    |
|        |             | -7         | 90          | 140         | 90          | 140         | mA    |
|        |             | -8         | 80          | 130         | -           | -           | mA    |
| Icc4   | Don't care  | -5         | -           | -           | 100         | 100         | mA    |
|        |             | -6         | 90          | 90          | 90          | 90          | mA    |
|        |             | -7         | 80          | 80          | 80          | 80          | mA    |
|        |             | -8         | 70          | 70          | -           | -           | mA    |
| Icc5   | Normal<br>L | Don't care | 0.5         | 0.5         | 1           | 1           | mA    |
|        |             |            | 0.2         | 0.2         | 0.2         | 0.2         | mA    |
| Icc6   | Don't care  | -5         | -           | -           | 110         | 160         | mA    |
|        |             | -6         | 100         | 150         | 100         | 150         | mA    |
|        |             | -7         | 90          | 140         | 90          | 140         | mA    |
|        |             | -8         | 80          | 130         | -           | -           | mA    |
| Icc7   | L           | Don't care | 400         | 300         | 450         | 350         | μA    |
| Icc8   | L           | Don't care | 200         | 200         | 250         | 250         | μA    |

Icc1\*: Operating Current ( $\overline{RAS}$ ,  $\overline{UCAS}$ ,  $\overline{LCAS}$ , Address cycling @tRC=min.)

Icc2 : Standby Current ( $\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{IH}$ )

Icc3\*:  $\overline{RAS}$ -Only Refresh Current ( $\overline{UCAS}=\overline{LCAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @tRC=min.)

Icc4\*: Fast Page Mode Current ( $\overline{RAS}=V_{IL}$ ,  $\overline{UCAS}$  or  $\overline{LCAS}$ , Address cycling @tPC=min.)

Icc5 : Standby Current ( $\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{CC}-0.2V$ )

Icc6\*:  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh Current ( $\overline{RAS}$ ,  $\overline{UCAS}$  or  $\overline{LCAS}$  cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage( $V_{IH}$ )= $V_{CC}-0.2V$ , Input low voltage( $V_{IL}$ )= $0.2V$ ,  $\overline{UCAS}$ ,  $\overline{LCAS}$ = $0.2V$ ,

Din = Don't care, tRC = 31.25μs(4K/L-ver), 125μs(1K/L-ver), tRAS=tRASmin~300ns

Icc8 : Self Refresh Current

$\overline{RAS}=\overline{UCAS}=\overline{LCAS}=V_{IL}$ ,  $\overline{W}=\overline{OE}=A0 \sim A11 = V_{CC}-0.2V$  or  $0.2V$ ,

DQ0 ~ DQ15=  $V_{CC}-0.2V$ ,  $0.2V$  or Open

\* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In Icc4, address can be changed maximum once within one fast page mode cycle time, tPC.

**CAPACITANCE** ( $T_A=25^\circ\text{C}$ ,  $V_{CC}=5\text{V}$  or  $3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter  | Symbol    | Min | Max | Unit |
|--|-----------|-----|-----|------|
| Input capacitance [A0 - A11]   | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{UCAS}}$ , $\overline{\text{LCAS}}$ , $\overline{\text{W}}$ , $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ15]  | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 1, 2)

Test condition (5V device) :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.4/0.4\text{V}$

Test condition (3.3V device) :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{IH}/V_{IL}=2.1/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

| Parameter   | Symbol | - 5*1 |     | - 6 |     | - 7 |     | - 8*2 |     | Units | Notes |
|---|--------|-------|-----|-----|-----|-----|-----|-------|-----|-------|-------|
|   |        | Min   | Max | Min | Max | Min | Max | Min   | Max |       |       |
| Random read or write cycle time                                   | tRC    | 90    |     | 110 |     | 130 |     | 150   |     | ns    |       |
| Read-modify-write cycle time                                      | tRWC   | 133   |     | 155 |     | 185 |     | 205   |     | ns    |       |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |       | 50  |     | 60  |     | 70  |       | 80  | ns    | 3,4,9 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |       | 15  |     | 15  |     | 20  |       | 20  | ns    | 3,4   |
| Access time from column address                                   | tAA    |       | 25  |     | 30  |     | 35  |       | 40  | ns    | 3,9   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 0     |     | 0   |     | 0   |     | 0     |     | ns    | 3     |
| Output buffer turn-off delay                                      | tOFF   | 0     | 13  | 0   | 15  | 0   | 20  | 0     | 20  | ns    | 5     |
| Transition time (rise and fall)                                   | tT     | 3     | 50  | 3   | 50  | 3   | 50  | 3     | 50  | ns    | 2     |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30    |     | 40  |     | 50  |     | 60    |     | ns    |       |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50    | 10K | 60  | 10K | 70  | 10K | 80    | 10K | ns    |       |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 13    |     | 15  |     | 20  |     | 20    |     | ns    |       |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 50    |     | 60  |     | 70  |     | 80    |     | ns    |       |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 13    | 10K | 15  | 10K | 20  | 10K | 20    | 10K | ns    |       |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20    | 37  | 20  | 45  | 20  | 50  | 20    | 60  | ns    | 4     |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15    | 25  | 15  | 30  | 15  | 35  | 15    | 40  | ns    | 9     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5     |     | 5   |     | 5   |     | 5     |     | ns    |       |
| Row address set-up time   | tASR   | 0     |     | 0   |     | 0   |     | 0     |     | ns    |       |
| Row address hold time   | tRAH   | 10    |     | 10  |     | 10  |     | 10    |     | ns    |       |
| Column address set-up time  | tASC   | 0     |     | 0   |     | 0   |     | 0     |     | ns    | 10    |
| Column address hold time  | tCAH   | 10    |     | 10  |     | 15  |     | 15    |     | ns    | 10    |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25    |     | 30  |     | 35  |     | 40    |     | ns    |       |
| Read command set-up time  | tRCS   | 0     |     | 0   |     | 0   |     | 0     |     | ns    |       |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0     |     | 0   |     | 0   |     | 0     |     | ns    | 7     |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0     |     | 0   |     | 0   |     | 0     |     | ns    | 7     |
| Write command hold time   | tWCH   | 10    |     | 10  |     | 15  |     | 15    |     | ns    |       |
| Write command pulse width   | tWP    | 10    |     | 10  |     | 15  |     | 15    |     | ns    |       |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 15    |     | 15  |     | 20  |     | 20    |     | ns    |       |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 13    |     | 15  |     | 20  |     | 20    |     | ns    | 13    |

Note) \*1 : 5V only, \*2 : 3.3V only

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , See note 2)

Test condition (5V device) :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.4/0.4\text{V}$

Test condition (3.3V device) :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{IH}/V_{IL}=2.1/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

| Parameter   | Symbol | - 5 *1 |      | - 6 |      | - 7 |      | - 8 *2 |      | Units | Notes |
|---|--------|--------|------|-----|------|-----|------|--------|------|-------|-------|
|   |        | Min    | Max  | Min | Max  | Min | Max  | Min    | Max  |       |       |
| Data set-up time                                  | tDS    | 0      |      | 0   |      | 0   |      | 0      |      | ns    | 8, 16 |
| Data hold time                                    | tDH    | 10     |      | 10  |      | 15  |      | 15     |      | ns    | 8, 16 |
| Refresh period (1K, Normal)                       | tREF   |        | 16   |     | 16   |     | 16   |        | 16   | ms    |       |
| Refresh period (4K, Normal)                       | tREF   |        | 64   |     | 64   |     | 64   |        | 64   | ms    |       |
| Refresh period (L-ver)                            | tREF   |        | 128  |     | 128  |     | 128  |        | 128  | ms    |       |
| Write command set-up time                         | tWCS   | 0      |      | 0   |      | 0   |      | 0      |      | ns    | 6     |
| CAS to $\bar{W}$ delay time                       | tCWD   | 36     |      | 40  |      | 50  |      | 50     |      | ns    | 6, 12 |
| RAS to $\bar{W}$ delay time                       | tRWD   | 73     |      | 85  |      | 95  |      | 105    |      | ns    | 6     |
| Column address to $\bar{W}$ delay time            | tAWD   | 48     |      | 55  |      | 60  |      | 65     |      | ns    | 6     |
| CAS precharge to $\bar{W}$ delay time             | tCPWD  | 53     |      | 60  |      | 65  |      | 75     |      | ns    | 6     |
| CAS set-up time (CAS-before-RAS refresh)          | tCSR   | 5      |      | 5   |      | 5   |      | 5      |      | ns    | 14    |
| CAS hold time (CAS-before-RAS refresh)            | tCHR   | 10     |      | 10  |      | 15  |      | 15     |      | ns    | 15    |
| RAS to CAS precharge time                         | tRPC   | 5      |      | 5   |      | 5   |      | 5      |      | ns    |       |
| CAS precharge time (CBF counter test cycle)       | tCPT   | 20     |      | 20  |      | 25  |      | 30     |      | ns    |       |
| Access time from CAS precharge                    | tCPA   |        | 30   |     | 35   |     | 40   |        | 45   | ns    | 3     |
| Fast Page mode cycle time                         | tPC    | 35     |      | 40  |      | 45  |      | 50     |      | ns    |       |
| Fast Page mode read-modify-write cycle time       | tPRWC  | 76     |      | 80  |      | 95  |      | 100    |      | ns    |       |
| CAS precharge time (Fast page cycle)              | tCP    | 10     |      | 10  |      | 10  |      | 10     |      | ns    | 11    |
| RAS pulse width (Fast page cycle)                 | tRASP  | 50     | 200K | 60  | 200K | 70  | 200K | 80     | 200K | ns    |       |
| RAS hold time from CAS precharge                  | tRHCP  | 30     |      | 35  |      | 40  |      | 45     |      | ns    |       |
| $\bar{OE}$ access time                            | tOEA   |        | 13   |     | 15   |     | 20   |        | 20   | ns    | 3     |
| $\bar{OE}$ to data delay                          | tOED   | 13     |      | 15  |      | 20  |      | 20     |      | ns    |       |
| Output buffer turn off delay time from $\bar{OE}$ | tOEZ   | 0      | 13   | 0   | 15   | 0   | 20   | 0      | 20   | ns    |       |
| $\bar{OE}$ command hold time                      | tOEH   | 13     |      | 15  |      | 20  |      | 20     |      | ns    |       |
| RAS pulse width (C-B-R self refresh)              | tRASS  | 100    |      | 100 |      | 100 |      | 100    |      | us    | 17    |
| RAS precharge time (C-B-R self refresh)           | tRPS   | 90     |      | 110 |      | 130 |      | 150    |      | ns    | 17    |
| CAS hold time (C-B-R self refresh)                | tCHS   | -50    |      | -50 |      | -50 |      | -50    |      | ns    | 17    |

Note) \*1 : 5V only, \*2 : 3.3V only



**NOTES**


1. An initial pause of 200us is required after power-up followed by any 8 ROR or CBR refresh cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL (5V device)/ 1 TTL(3.3V device) loads and 100pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
6.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ .  $t_{AWD}$  and  $t_{CPWD}$  are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$ ,  $t_{AWD} \geq t_{AWD}(\min)$  and  $t_{CPWD} \geq t_{CPWD}(\min)$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
7. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
8. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-modify-write cycles.
9. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .

**2**

**KM416C/V10(2)00B/B-L Truth Table**

| RAS | LCAS | UCAS | W | OE | DQ0 -DQ7 | DQ8 - DQ15 | STATE      |
|-----|------|------|---|----|----------|------------|------------|
| H   | X    | X    | X | X  | Hi-Z     | Hi-Z       | Standby    |
| L   | H    | H    | X | X  | Hi-Z     | Hi-Z       | Refresh    |
| L   | L    | H    | H | L  | DQ-OUT   | Hi-Z       | Byte Read  |
| L   | H    | L    | H | L  | Hi-Z     | DQ-OUT     | Byte Read  |
| L   | L    | L    | H | L  | DQ-OUT   | DQ-OUT     | Word Read  |
| L   | L    | H    | L | H  | DQ-IN    | -          | Byte Write |
| L   | H    | L    | L | H  | -        | DQ-IN      | Byte Write |
| L   | L    | L    | L | H  | DQ-IN    | DQ-IN      | Word Write |
| L   | L    | L    | H | H  | Hi-Z     | Hi-Z       | -          |

10. tASC, tCAH are referenced to the earlier  $\overline{\text{CAS}}$  falling edge.
11. tCP is specified from the last  $\overline{\text{CAS}}$  rising edge in the previous cycle to the first  $\overline{\text{CAS}}$  falling edge in the next cycle.
12. tCWD is referenced to the later  $\overline{\text{CAS}}$  falling edge at word read-modify-write cycle.
13. tCWL is specified from  $\overline{\text{W}}$  falling edge to the earlier  $\overline{\text{CAS}}$  rising edge.
14. tCSR is referenced to earlier  $\overline{\text{CAS}}$  falling low before  $\overline{\text{RAS}}$  transition low.
15. tCHR is referenced to the later  $\overline{\text{CAS}}$  rising high after  $\overline{\text{RAS}}$  transition low.



16. tDS, tDH is independently specified for lower byte  $D_{IN}(0\sim7)$ , upper byte  $D_{IN}(8\sim15)$ .
17. For all of the refresh modes except for distributed  $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  refresh, 4096(4K Ref.)/21024(1K Ref.) of burst refresh must be executed within 16ms before and after self-refresh in order to meet refresh specification (L-version).

*1M x 16Bit CMOS Dynamic RAM with Extended Data Out*

**DESCRIPTION**

This is a family of 1,048,576 x16 bit Extended Data Out CMOS DRAMs. Dxtended Data Out mode offers high speed random access of memory cells within the same row, so called Hyper Page Mode. Power supply voltage (+5.0V or +3.3V), refresh cycle (1K Ref. or 4K Ref.), access time (-5, -6, -7 or -8), power consumption (Normal or Low power ) and package type (SOJ or TSOP-II) are optional features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh capabilities. Furthermore, self-refresh operation is available in L-version.

This 1Mx16 Extended Data Out mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memroy unit for microcomputer, personal computer and portable machines.



**FEATURES**

- Part Identification
  - KM416C1004B/B-L (5V, 4K Ref.)
  - KM416C1204B/B-L (5V, 1K Ref.)
  - KM416V1004B/B-L (3.3V, 4K Ref.)
  - KM416V1204B/B-L (3.3V, 1K Ref.)
- Active Power Dissipation Unit : mW

| Speed | 3.3V |     | 5V  |     |
|-------|------|-----|-----|-----|
|       | 4K   | 1K  | 4K  | 1K  |
| -5    | -    | -   | 605 | 880 |
| -6    | 360  | 540 | 550 | 825 |
| -7    | 324  | 504 | 495 | 770 |
| -8    | 288  | 468 | -   | -   |
- Extended Data Out mode operation (Fast Page mode with Extended Data Out)
- 2CAS Byte/Word Read/Write operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- Self-refresh capability (L-ver)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V±10% power supply (5V product)
- Single +3.3V±0.3V power supply (3.3V product)


• Refresh cycles

| Part NO. | Vcc  | Refresh cycle | Refresh period |       |
|----------|------|---------------|----------------|-------|
|          |      |               | Normal         | L-ver |
| C1004B   | 5V   | 4K            | 64ms           | 128ms |
| V1004B   | 3.3V |               |                |       |
| C1204B   | 5V   | 1K            | 16ms           |       |
| V1204B   | 3.3V |               |                |       |

• Performance range

| Speed | tRAC | tCAC | tRC   | tHPC | Remark  |
|-------|------|------|-------|------|---------|
| -5    | 50ns | 17ns | 84ns  | 20ns | 5V      |
| -6    | 60ns | 17ns | 114ns | 25ns | 5V/3.3V |
| -7    | 70ns | 20ns | 124ns | 30ns | 5V/3.3V |
| -8    | 80ns | 20ns | 144ns | 35ns | 3.3V    |


**FUNCTIONAL BLOCK DIAGRAM**



Note) \*1 : 1K Refresh

**SAMSUNG ELECTRONIC CO. , LTD.** reserves the right to change products and specifications without notice.

**PIN CONFIGURATION (Top Views)**



\* A10 and A11 are N.C for KM416C/V1204B (5V/3.3V, 1K Ref. product)

J: 400mil 42 SOJ  
T: 400mil 50(44) TSOP II

| Pin Name        | Pin Function                |
|-----------------|-----------------------------|
| A0 - A11        | Address Inputs (4K Product) |
| A0 - A9         | Address Inputs (1K Product) |
| DQ0 -15         | Data In/Out                 |
| V <sub>ss</sub> | Ground                      |
| RAS             | Row Address Strobe          |
| UCAS            | Upper Column Address Strobe |
| LCAS            | Lower Column Address Strobe |
| W               | Read/Write Input            |
| OE              | Data Outputs Enable         |
| V <sub>cc</sub> | Power (+5.0V)               |
|                 | Power (+3.3V)               |
| N.C             | No Connection               |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating       |             | Units |
|---|------------------------------------|--------------|-------------|-------|
|   |                                    | 3.3V         | 5V          |       |
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | -1 to +7.0  | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | -1 to +7.0  | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | -55 to +150 | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | 1           | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | 50          | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | 3.3V               |     |                                    | 5V                 |     |                                  | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|--------------------|-----|----------------------------------|------|
|                    |                 | Min                | Typ | Max                                | Min                | Typ | Max                              |      |
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | 4.5                | 5.0 | 5.5                              | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | 0                  | 0   | 0                                | V    |
| Input High Voltage | V <sub>IH</sub> | 2.1                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | 2.4                | -   | V <sub>CC</sub> +1 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | -1.0 <sup>*2</sup> | -   | 0.8                              | V    |

\*1 : V<sub>CC</sub>+1.3V/15ns(3.3V), V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>.

\*2 : - 1.3V/15ns(3.3V), - 2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

|      | Parameter   | Symbol            | Min | Max | Units |
|------|---|-------------------|-----|-----|-------|
| 3.3V | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.3V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
|      | Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-2mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |
| 5V   | Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
|      | Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
|      | Output High Voltage Level (I <sub>OH</sub> =-5mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level (I <sub>OL</sub> =4.2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

| Symbol           | Power       | Speed      | Max         |             |             |             | Units |
|------------------|-------------|------------|-------------|-------------|-------------|-------------|-------|
|                  |             |            | KM416V1000B | KM416V1200B | KM416C1000B | KM416C1200B |       |
| I <sub>CC1</sub> | Don't care  | -5         | -           | -           | 110         | 160         | mA    |
|                  |             | -6         | 100         | 150         | 100         | 150         |       |
|                  |             | -7         | 90          | 140         | 90          | 140         |       |
|                  |             | -8         | 80          | 130         | -           | -           |       |
| I <sub>CC2</sub> | Normal<br>L | Don't care | 1           | 1           | 2           | 2           | mA    |
|                  |             |            | 1           | 1           | 1           | 1           |       |
| I <sub>CC3</sub> | Don't care  | -5         | -           | -           | 110         | 160         | mA    |
|                  |             | -6         | 100         | 150         | 100         | 150         |       |
|                  |             | -7         | 90          | 140         | 90          | 140         |       |
|                  |             | -8         | 80          | 130         | -           | -           |       |
| I <sub>CC4</sub> | Don't care  | -5         | -           | -           | 120         | 120         | mA    |
|                  |             | -6         | 110         | 110         | 110         | 110         |       |
|                  |             | -7         | 100         | 100         | 100         | 100         |       |
|                  |             | -8         | 90          | 90          | -           | -           |       |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 0.5         | 0.5         | 1           | 1           | mA    |
|                  |             |            | 0.2         | 0.2         | 0.2         | 0.2         |       |
| I <sub>CC6</sub> | Don't care  | -5         | -           | -           | 110         | 160         | mA    |
|                  |             | -6         | 100         | 150         | 100         | 150         |       |
|                  |             | -7         | 90          | 140         | 90          | 140         |       |
|                  |             | -8         | 80          | 130         | -           | -           |       |
| I <sub>CC7</sub> | L           | Don't care | 400         | 300         | 450         | 350         | μA    |
| I <sub>CCS</sub> | L           | Don't care | 200         | 200         | 250         | 250         | μA    |

I<sub>CC1</sub>\* : Operating Current (**RAS**, **UCAS**, **LCAS**, Address cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby Current (**RAS**=**UCAS**=**LCAS**=**W**=V<sub>IH</sub>)

I<sub>CC3</sub>\* : **RAS**-Only Refresh Current (**UCAS**=**LCAS**=V<sub>IH</sub>, **RAS**, Address cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Hyper Page Mode Current (**RAS**=V<sub>IL</sub>, **UCAS** or **LCAS**, Address cycling @t<sub>HPC</sub>=min.)

I<sub>CC5</sub> : Standby Current (**RAS**=**UCAS**=**LCAS**=**W**=V<sub>CC</sub>-0.2V)

I<sub>CC6</sub>\* : **CAS**-before-**RAS** Refresh Current (**RAS**, **UCAS** or **LCAS** cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V<sub>IH</sub>)=V<sub>CC</sub>-0.2V, Input low voltage(V<sub>IL</sub>)=0.2V, **UCAS**, **LCAS**=0.2V,

Di<sub>n</sub> = Don't care, T<sub>RC</sub> = 31.25μs(4K/L-ver), 125μs(1K/L-ver), T<sub>RAS</sub>=T<sub>RASmin</sub>~300ns

I<sub>CCS</sub> : Self Refresh Current

**RAS**=**UCAS**=**LCAS**=V<sub>IL</sub>, **W**=**OE**=A0 ~ A11 = V<sub>CC</sub>-0.2V or 0.2V,

DQ0 ~ DQ15= V<sub>CC</sub>-0.2V, 0.2V or Open

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while **RAS**=V<sub>IL</sub>. In I<sub>CC4</sub>, address can be changed maximum once within one hyper page mode cycle time, t<sub>HPC</sub>.

**CAPACITANCE** ( $T_A=25^\circ\text{C}$ ,  $V_{CC}=5\text{V}$  or  $3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter  | Symbol    | Min | Max | Unit |
|--|-----------|-----|-----|------|
| Input capacitance [A0 - A11]   | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{UCAS}}$ , $\overline{\text{LCAS}}$ , $\overline{\text{W}}$ , $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ15]  | $C_{DO}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 1,2)

Test condition (5V device) :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

Test condition (3.3V device) :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{IH}/V_{IL}=2.1/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

| Parameter   | Symbol | - 5*1 |     | - 6 |     | - 7 |     | - 8*2 |     | Units | Notes |
|---|--------|-------|-----|-----|-----|-----|-----|-------|-----|-------|-------|
|   |        | Min   | Max | Min | Max | Min | Max | Min   | Max |       |       |
| Random read or write cycle time                                   | tRC    | 84    |     | 104 |     | 124 |     | 144   |     | ns    |       |
| Read-modify-write cycle time                                      | tRWC   | 115   |     | 140 |     | 170 |     | 190   |     | ns    |       |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |       | 50  |     | 60  |     | 70  |       | 80  | ns    | 3,4,9 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |       | 15  |     | 17  |     | 20  |       | 20  | ns    | 3,4   |
| Access time from column address                                   | tAA    |       | 25  |     | 30  |     | 35  |       | 40  | ns    | 3,9   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 3     |     | 3   |     | 3   |     | 3     |     | ns    | 3     |
| Output buffer turn-off delay from $\overline{\text{CAS}}$         | tCEZ   | 3     | 13  | 3   | 15  | 3   | 20  | 3     | 20  | ns    | 5,12  |
| $\overline{\text{OE}}$ to output in Low-Z                         | tOLZ   | 3     |     | 3   |     | 3   |     | 3     |     | ns    | 3     |
| Transition time (rise and fall)                                   | tT     | 2     | 50  | 2   | 50  | 2   | 50  | 2     | 50  | ns    | 2     |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30    |     | 40  |     | 50  |     | 60    |     | ns    |       |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50    | 10K | 60  | 10K | 70  | 10K | 80    | 10K | ns    |       |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 13    |     | 17  |     | 20  |     | 20    |     | ns    |       |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 40    |     | 50  |     | 60  |     | 70    |     | ns    |       |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 8     | 10K | 10  | 10K | 15  | 10K | 20    | 10K | ns    |       |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20    | 35  | 20  | 43  | 20  | 50  | 20    | 60  | ns    | 4     |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15    | 25  | 15  | 30  | 15  | 35  | 15    | 40  | ns    | 9     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5     |     | 5   |     | 5   |     | 5     |     | ns    |       |
| Row address set-up time   | tASR   | 0     |     | 0   |     | 0   |     | 0     |     | ns    |       |
| Row address hold time   | tRAH   | 10    |     | 10  |     | 10  |     | 10    |     | ns    |       |
| Column address set-up time  | tASC   | 0     |     | 0   |     | 0   |     | 0     |     | ns    | 13    |
| Column address hold time  | tCAH   | 8     |     | 10  |     | 15  |     | 15    |     | ns    | 13    |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25    |     | 30  |     | 35  |     | 40    |     | ns    |       |
| Read command set-up time  | tRCS   | 0     |     | 0   |     | 0   |     | 0     |     | ns    |       |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0     |     | 0   |     | 0   |     | 0     |     | ns    | 7     |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0     |     | 0   |     | 0   |     | 0     |     | ns    | 7     |
| Write command hold time   | tWCH   | 10    |     | 10  |     | 15  |     | 15    |     | ns    |       |
| Write command pulse width   | tWP    | 10    |     | 10  |     | 15  |     | 15    |     | ns    |       |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 13    |     | 15  |     | 20  |     | 20    |     | ns    |       |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 8     |     | 10  |     | 15  |     | 20    |     | ns    | 16    |

Note) \*1 : 5V only, \*2 : 3.3V only

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 70^{\circ}\text{C}$ , See note 1,2)

Test condition (5V device) :  $\text{V}_{\text{CC}} = 5.0\text{V} \pm 10\%$ ,  $\text{V}_{\text{IH}}/\text{V}_{\text{IL}} = 2.4/0.8\text{V}$ ,  $\text{V}_{\text{OH}}/\text{V}_{\text{OL}} = 2.0/0.8\text{V}$

Test condition (3.3V device) :  $\text{V}_{\text{CC}} = 3.3\text{V} \pm 0.3\text{V}$ ,  $\text{V}_{\text{IH}}/\text{V}_{\text{IL}} = 2.1/0.8\text{V}$ ,  $\text{V}_{\text{OH}}/\text{V}_{\text{OL}} = 2.0/0.8\text{V}$

| Parameter   | Symbol | - 5 <sup>*1</sup> |      | - 6 |      | - 7 |      | - 8 <sup>*2</sup> |      | Units | Notes |
|---|--------|-------------------|------|-----|------|-----|------|-------------------|------|-------|-------|
|   |        | Min               | Max  | Min | Max  | Min | Max  | Min               | Max  |       |       |
| Data set-up time  | tDS    | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 8, 19 |
| Data hold time  | tDH    | 8                 |      | 10  |      | 15  |      | 15                |      | ns    | 8, 19 |
| Refresh period (1K, Normal)   | tREF   |                   | 16   |     | 16   |     | 16   |                   | 16   | ms    |       |
| Refresh period (4K, Normal)   | tREF   |                   | 64   |     | 64   |     | 64   |                   | 64   | ms    |       |
| Refresh period(L-ver)   | tREF   |                   | 128  |     | 128  |     | 128  |                   | 128  | ms    |       |
| Write command set-up time   | tWCS   | 0                 |      | 0   |      | 0   |      | 0                 |      | ns    | 6     |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time   | tCWD   | 32                |      | 36  |      | 44  |      | 44                |      | ns    | 6, 15 |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time   | tRWD   | 67                |      | 79  |      | 94  |      | 104               |      | ns    | 6     |
| Column address to $\overline{\text{W}}$ delay time  | tAWD   | 42                |      | 49  |      | 59  |      | 64                |      | ns    | 6     |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time                                   | tCPWD  | 47                |      | 54  |      | 64  |      | 69                |      | ns    | 6     |
| $\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh) | tCSR   | 5                 |      | 5   |      | 5   |      | 10                |      | ns    | 17    |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)   | tCHR   | 10                |      | 10  |      | 15  |      | 15                |      | ns    | 18    |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time                                       | tRPC   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time( $\overline{\text{CBR}}$ counter test cycle)                     | tCPT   | 20                |      | 20  |      | 25  |      | 30                |      | ns    |       |
| Access time from $\overline{\text{CAS}}$ precharge  | tCPA   |                   | 28   |     | 35   |     | 40   |                   | 45   | ns    | 3     |
| Hyper Page cycle time   | tHPC   | 20                |      | 25  |      | 30  |      | 35                |      | ns    | 10    |
| Hyper Page read-modify-write cycle time   | tHPRWC | 47                |      | 56  |      | 71  |      | 81                |      | ns    | 10    |
| $\overline{\text{CAS}}$ precharge time (Hyper page cycle)   | tCP    | 8                 |      | 10  |      | 10  |      | 10                |      | ns    | 14    |
| $\overline{\text{RAS}}$ pulse width (Hyper page cycle)  | tRASP  | 50                | 200K | 60  | 200K | 70  | 200K | 80                | 200K | ns    |       |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge                                | tRHCP  | 30                |      | 35  |      | 40  |      | 45                |      | ns    |       |
| $\overline{\text{OE}}$ access time  | tOEA   |                   | 13   |     | 15   |     | 20   |                   | 20   | ns    | 3     |
| $\overline{\text{OE}}$ to data delay  | tOED   | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Out put buffer turn off delay time from $\overline{\text{OE}}$  | tOEZ   | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 6     |
| $\overline{\text{OE}}$ command hold time  | tOEH   | 13                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| Output data hold time   | tDOH   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| Output buffer turn off delay from $\overline{\text{RAS}}$   | tREZ   | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 5, 12 |
| Output buffer turn off delay from $\overline{\text{W}}$   | tWEZ   | 3                 | 13   | 3   | 15   | 3   | 20   | 3                 | 20   | ns    | 5     |
| $\overline{\text{W}}$ to data delay   | tWED   | 15                |      | 15  |      | 20  |      | 20                |      | ns    |       |
| $\overline{\text{OE}}$ to $\overline{\text{CAS}}$ hold time   | tOCH   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$   | tCHO   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{\text{OE}}$ precharge time   | tOEP   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{\text{W}}$ pulth width (Hyper Page Cycle)  | tWPE   | 5                 |      | 5   |      | 5   |      | 5                 |      | ns    |       |
| $\overline{\text{RAS}}$ pulse width ( $\overline{\text{C-B-R}}$ self refresh)                           | tRASS  | 100               |      | 100 |      | 100 |      | 100               |      | us    | 11    |
| $\overline{\text{RAS}}$ precharge time ( $\overline{\text{C-B-R}}$ self refresh)                        | tRPS   | 90                |      | 110 |      | 130 |      | 150               |      | ns    | 11    |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{C-B-R}}$ self refresh)                             | tCHS   | -50               |      | -50 |      | -50 |      | -50               |      | ns    | 11    |

Note) \*1 : 5V only, \*2 : 3.3V only




**NOTES**

1. An initial pause of 200us is required after power-up followed by any 8  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles before proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V device)/1 TTL(3.3V device) loads and 100pF.
4. Operation within the  $t_{\text{RCD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
5. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
6.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$ ,  $t_{\text{AWD}}$  and  $t_{\text{CPWD}}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ ,  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$  and  $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{min})$  then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
7. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
8. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-modify-write cycles.
9. Operation within the  $t_{\text{RAD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled by  $t_{\text{AA}}$ .

**KM416C/V10(2)04B/B-L Truth Table**

| RAS | LCAS | UCAS | W | OE | DQ0-DQ7 | DQ8-DQ15 | STATE      |
|-----|------|------|---|----|---------|----------|------------|
| H   | X    | X    | X | X  | Hi-Z    | Hi-Z     | Standby    |
| L   | H    | H    | X | X  | Hi-Z    | Hi-Z     | Refresh    |
| L   | L    | H    | H | L  | DQ-OUT  | Hi-Z     | Byte Read  |
| L   | H    | L    | H | L  | Hi-Z    | DQ-OUT   | Byte Read  |
| L   | L    | L    | H | L  | DQ-OUT  | DQ-OUT   | Word Read  |
| L   | L    | H    | L | H  | DQ-IN   | -        | Byte Write |
| L   | H    | L    | L | H  | -       | DQ-IN    | Byte Write |
| L   | L    | L    | L | H  | DQ-IN   | DQ-IN    | Word Write |
| L   | L    | L    | H | H  | Hi-Z    | Hi-Z     | -          |

10.  $t_{ASC} \geq 6$  ns, Assume  $t_T = 2.0$  ns
11. For all of the refresh modes except for distributed  $\overline{CAS}$ -Before- $\overline{RAS}$  refresh, 4096(4K Ref.)/1024(1K Ref.) of burst refresh must be executed within 16ms before and after self-refresh in order to meet refresh specification(L-version).
12. If  $\overline{RAS}$  goes to high before  $\overline{CAS}$  high going, the open circuit condition of the output is achieved by  $\overline{CAS}$  high going. If  $\overline{CAS}$  goes to high before  $\overline{RAS}$  high going, the open circuit condition of the output is achieved by  $\overline{RAS}$  high going.
13.  $t_{ASC}$ ,  $t_{CAH}$  are referenced to the earlier  $\overline{CAS}$  falling edge.
14.  $t_{CP}$  is specified from the last  $\overline{CAS}$  rising edge in the previous cycle to the first  $\overline{CAS}$  falling edge in the next cycle.
15.  $t_{CWD}$  is referenced to the later  $\overline{CAS}$  falling edge at word read-modify-write cycle.
16.  $t_{CWL}$  is specified from  $\overline{W}$  falling edge to the earlier  $\overline{CAS}$  rising edge.
17.  $t_{CSR}$  is referenced to earlier  $\overline{CAS}$  falling low before  $\overline{RAS}$  transition low.
18.  $t_{CHR}$  is referenced to the later  $\overline{CAS}$  rising high after  $\overline{RAS}$  transition low.



19.  $t_{DS}$ ,  $t_{DH}$  is independently specified for lower byte  $D_{IN}(0\sim7)$ , upper byte  $D_{IN}(8\sim15)$ .

## **64M DRAM**

- KM44V16000A, KM44V16100A
- KM44V16004A, KM44V16104A
- KM44C16000A, KM44C16100A
- KM44C16004A, KM44C16104A
- KM48V8000A, KM48V8100A
- KM48V8004A, KM48V8104A
- KM48C8000A, KM48C8100A
- KM48C8004A, KM48C8104A
- KM416V4000A, KM416V4100A
- KM416V4004A, KM416V4104A



16M x 4 Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 16,777,216 x 4 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time(-5, -6, or -7), power consumption(Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Further- more, Self-refresh operation is available in L- version. This 16Mx4 Fast Page mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.



FEATURES

• Part Identification

- KM44V16000A/A-L(3.3V, 8K Ref.)
- KM44V16100A/A-L(3.3V, 4K Ref.)

• Active Power Dissipation

Unit : mW

| Speed | 8K  | 4K  |
|-------|-----|-----|
| -5    | 360 | 540 |
| -6    | 324 | 504 |
| -7    | 288 | 468 |

- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$  only and Hidden refresh capability
- Self-refresh capability(L-ver only)
- Fast parallel test mode capability
- LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- +3.3V±0.3V power supply

• Refresh cycles


| Part NO.     | Refresh cycle | Refresh time |       |
|--------------|---------------|--------------|-------|
|              |               | Normal       | L-ver |
| KM44V16000A* | 8K            | 64ms         | 128ms |
| KM44V16100A  | 4K            |              |       |

\* Access mode &  $\overline{\text{RAS}}$  only refresh mode : 8K cycle/64ms  
 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  & Hidden refresh mode : 4K cycle/64ms

• Performance range:


| Speed | tRAC | tCAC | tRC   | tPC  |
|-------|------|------|-------|------|
| -5    | 50ns | 13ns | 90ns  | 35ns |
| -6    | 60ns | 15ns | 110ns | 40ns |
| -7    | 70ns | 20ns | 130ns | 45ns |

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



\* ( N.C ) : N.C for 4K Refresh product

| Pin Name | Pin Function               |
|----------|----------------------------|
| A0 - A12 | Address Inputs(8K Product) |
| A0 - A11 | Address Inputs(4K Product) |
| DQ0 -3   | Data In/Out                |
| Vss      | Ground                     |
| RAS      | Row Address Strobe         |
| CAS      | Column Address Strobe      |
| W        | Read/Write Input           |
| OE       | Data Outputs Enable        |
| Vcc      | Power(+3.3V)               |
| N.C      | No Connection              |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating       | Units |
|---|------------------------------------|--------------|-------|
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | mA    |

2

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | Min                | Typ | Max                                | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|------|
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.0                | -   | V <sub>CC</sub> +0.3* <sup>1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3* <sup>2</sup> | -   | 0.8                                | V    |

\*1 : V<sub>CC</sub>+1.3V at pulse width ≤ 15ns which is measured at V<sub>CC</sub>

\*2 : -1.3V at pulse width ≤ 15ns which is measured at V<sub>SS</sub>

**DC AND OPERATING CHARACTERISTICS** (Recommended operating conditions unless otherwise noted.)

| Parameter  | Symbol            | Min | Max | Units |
|--|-------------------|-----|-----|-------|
| Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.3V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
| Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
| Output High Voltage Level(I <sub>OH</sub> =-2mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
| Output Low Voltage Level(I <sub>OL</sub> =2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |

**DC AND OPERATING CHARACTERISTICS (Continued.)**

| Symbol | Power       | Speed      | Max         |             | Units |
|--------|-------------|------------|-------------|-------------|-------|
|        |             |            | KM44V16000A | KM44V16100A |       |
| Icc1   | Don't care  | -5         | 100         | 150         | mA    |
|        |             | -6         | 90          | 140         | mA    |
|        |             | -7         | 80          | 130         | mA    |
| Icc2   | Normal<br>L | Don't care | 1           | 1           | mA    |
|        |             |            | 1           | 1           | mA    |
| Icc3   | Don't care  | -5         | 100         | 150         | mA    |
|        |             | -6         | 90          | 140         | mA    |
|        |             | -7         | 80          | 130         | mA    |
| Icc4   | Don't care  | -5         | 70          | 80          | mA    |
|        |             | -6         | 60          | 70          | mA    |
|        |             | -7         | 55          | 65          | mA    |
| Icc5   | Normal<br>L | Don't care | 500         | 500         | μA    |
|        |             |            | 300         | 300         | μA    |
| Icc6   | Don't care  | -5         | 150         | 150         | mA    |
|        |             | -6         | 140         | 140         | mA    |
|        |             | -7         | 130         | 130         | mA    |
| Icc7   | L           | Don't care | 550         | 550         | μA    |
| Icc8   | L           | Don't care | 450         | 450         | μA    |

Icc1\* : Operating Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @tRC=min.)

Icc2 : Standby Current ( $\overline{RAS}=\overline{CAS}=V_{IH}$ )

Icc3\* :  $\overline{RAS}$ -only Refresh Current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$  cycling @tRC=min.)

Icc4\* : Fast Page Mode Current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @tPC=min.)

Icc5 : Standby Current ( $\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$ )

Icc6\* :  $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage( $V_{IH}$ )= $V_{CC}-0.2V$ , Input low voltage( $V_{IL}$ )= $0.2V$ ,  $\overline{CAS}=\overline{CAS}$ -before- $\overline{RAS}$  cycling or  $0.2V$

$\overline{W}$ ,  $\overline{OE} = V_{IH}$ , Address = Don't care, DQ = Open, Trc= 31.25μs

Tras=Trasmin~300 ns

Icc8 : Self Refresh Current

$\overline{RAS}=\overline{CAS}=0.2V$ ,  $\overline{W}=\overline{OE}=A0 \sim A12(A11) = V_{CC}-0.2V$  or  $0.2V$ , DQ0 ~ DQ3=  $V_{CC}-0.2V$ ,  $0.2V$  or Open

\* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In Icc4, address can be changed maximum once within one fast page mode cycle time tPC.



CAPACITANCE (T<sub>A</sub>=25°C, V<sub>CC</sub>= 3.3V, f=1MHz)

| Parameter  | Symbol           | Min | Max | Unit |
|--|------------------|-----|-----|------|
| Input capacitance [A0 - A12]   | C <sub>IN1</sub> | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{W}}$ , $\overline{\text{OE}}$ ] | C <sub>IN2</sub> | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ3]   | C <sub>DO</sub>  | -   | 7   | pF   |

AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 2)

Test condition : V<sub>CC</sub>=3.3V±0.3V, V<sub>ih</sub>/V<sub>il</sub>=2.0/0.8V, V<sub>oh</sub>/V<sub>ol</sub>=2.0/0.8V

| Parameter   | Symbol           | - 5 |     | - 6 |     | - 7 |     | Units | Notes  |
|---|------------------|-----|-----|-----|-----|-----|-----|-------|--------|
|   |                  | Min | Max | Min | Max | Min | Max |       |        |
| Random read or write cycle time                                   | t <sub>RC</sub>  | 90  |     | 110 |     | 130 |     | ns    |        |
| Read-modify-write cycle time                                      | t <sub>RWC</sub> | 133 |     | 153 |     | 180 |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | t <sub>RAC</sub> |     | 50  |     | 60  |     | 70  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | t <sub>CAC</sub> |     | 13  |     | 15  |     | 20  | ns    | 3,4,5  |
| Access time from column address                                   | t <sub>AA</sub>  |     | 25  |     | 30  |     | 35  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | t <sub>CLZ</sub> | 0   |     | 0   |     | 0   |     | ns    | 3      |
| Output buffer turn-off delay                                      | t <sub>OFF</sub> | 0   | 13  | 0   | 13  | 0   | 15  | ns    | 6      |
| Transition time (rise and fall)                                   | t <sub>T</sub>   | 3   | 50  | 3   | 50  | 3   | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | t <sub>RP</sub>  | 30  |     | 40  |     | 50  |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | t <sub>RAS</sub> | 50  | 10K | 60  | 10K | 70  | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | t <sub>RSH</sub> | 13  |     | 15  |     | 20  |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | t <sub>CSH</sub> | 50  |     | 60  |     | 70  |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | t <sub>CAS</sub> | 13  | 10K | 15  | 10K | 20  | 10K | ns    |        |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | t <sub>RCD</sub> | 20  | 37  | 20  | 45  | 20  | 50  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | t <sub>RAD</sub> | 15  | 25  | 15  | 30  | 15  | 35  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | t <sub>CRP</sub> | 5   |     | 5   |     | 5   |     | ns    |        |
| Row address set-up time   | t <sub>ASR</sub> | 0   |     | 0   |     | 0   |     | ns    |        |
| Row address hold time   | t <sub>RAH</sub> | 10  |     | 10  |     | 10  |     | ns    |        |
| Column address set-up time  | t <sub>ASC</sub> | 0   |     | 0   |     | 0   |     | ns    |        |
| Column address hold time  | t <sub>CAH</sub> | 10  |     | 10  |     | 15  |     | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time               | t <sub>RAL</sub> | 25  |     | 30  |     | 35  |     | ns    |        |
| Read command set-up time  | t <sub>RCS</sub> | 0   |     | 0   |     | 0   |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | t <sub>RCH</sub> | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | t <sub>RRH</sub> | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Write command hold time   | t <sub>WCH</sub> | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command pulse width   | t <sub>WP</sub>  | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | t <sub>RWL</sub> | 15  |     | 15  |     | 20  |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | t <sub>CWL</sub> | 13  |     | 15  |     | 20  |     | ns    |        |

2

## AC CHARACTERISTICS (Continued)

| Parameter                                   | Symbol | - 5 |      | - 6 |      | - 7 |      | Units | Notes |
|---|--------|-----|------|-----|------|-----|------|-------|-------|
|   |        | Min | Max  | Min | Max  | Min | Max  |       |       |
| Data set-up time                            | tDS    | 0   |      | 0   |      | 0   |      | ns    | 9     |
| Data hold time                              | tDH    | 10  |      | 10  |      | 15  |      | ns    | 9     |
| Refresh period(4K, Normal)                  | tREF   |     | 64   |     | 64   |     | 64   | ms    |       |
| Refresh period(8K, Normal)                  | tREF   |     | 64   |     | 64   |     | 64   | ms    |       |
| Refresh period(L-ver)                       | tREF   |     | 128  |     | 128  |     | 128  | ms    |       |
| Write command set-up time                   | tWCS   | 0   |      | 0   |      | 0   |      | ns    | 7     |
| CAS to $\bar{W}$ delay time                 | tCWD   | 36  |      | 38  |      | 45  |      | ns    | 7     |
| RAS to $\bar{W}$ delay time                 | tRWD   | 73  |      | 83  |      | 95  |      | ns    | 7     |
| Column address to $\bar{W}$ delay time      | tAWD   | 48  |      | 53  |      | 60  |      | ns    | 7     |
| CAS precharge to $\bar{W}$ delay time       | tCPWD  | 53  |      | 60  |      | 70  |      | ns    |       |
| CAS set-up time (CAS-before-RAS refresh)    | tCSR   | 10  |      | 10  |      | 10  |      | ns    |       |
| CAS hold time (CAS-before-RAS refresh)      | tCHR   | 10  |      | 10  |      | 15  |      | ns    | 14    |
| RAS to CAS precharge time                   | tRPC   | 5   |      | 5   |      | 5   |      | ns    |       |
| CAS precharge time(CBR counter test cycle)  | tCPT   | 20  |      | 20  |      | 30  |      | ns    |       |
| Access time from CAS precharge              | tCPA   |     | 30   |     | 35   |     | 40   | ns    | 3     |
| Fast Page mode cycle time                   | tPC    | 35  |      | 40  |      | 45  |      | ns    |       |
| Fast Page mode read-modify-write cycle time | tPRWC  | 76  |      | 85  |      | 100 |      | ns    |       |
| CAS precharge time (Fast page cycle)        | tCP    | 10  |      | 10  |      | 10  |      | ns    |       |
| RAS pulse width (Fast page cycle)           | tRASP  | 50  | 200K | 60  | 200K | 70  | 200K | ns    |       |
| RAS hold time from CAS precharge            | tRHCP  | 30  |      | 35  |      | 40  |      | ns    |       |
| OE access time                              | tOEA   |     | 13   |     | 15   |     | 20   | ns    |       |
| OE to data delay                            | tOED   | 13  |      | 13  |      | 15  |      | ns    |       |
| Out put buffer turn off delay time from OE  | tOEZ   | 0   | 13   | 0   | 13   | 0   | 15   | ns    | 6     |
| OE command hold time                        | tOEH   | 13  |      | 15  |      | 20  |      | ns    |       |
| Write command set-up time(Test mode in)     | tWTS   | 10  |      | 10  |      | 10  |      | ns    | 11    |
| Write command hold time(Test mode in)       | tWTH   | 15  |      | 15  |      | 15  |      | ns    | 11    |
| W to RAS precharge time(C-B-R refresh)      | tWRP   | 10  |      | 10  |      | 10  |      | ns    |       |
| W to RAS hold time(C-B-R refresh)           | tWRH   | 10  |      | 10  |      | 10  |      | ns    |       |
| RAS pulse width(C-B-R self refresh)         | tRASS  | 100 |      | 100 |      | 100 |      | us    | 13    |
| RAS precharge time (C-B-R self refresh)     | tRPS   | 90  |      | 110 |      | 130 |      | ns    | 13    |
| CAS hold time (C-B-R self refresh)          | tCHS   | -50 |      | -50 |      | -50 |      | ns    | 13    |

TEST MODE CYCLE

(Note. 11)

| Parameter   | Symbol | -5  |      | -6  |      | -7  |      | Units | Notes     |
|---|--------|-----|------|-----|------|-----|------|-------|-----------|
|   |        | Min | Max  | Min | Max  | Min | Max  |       |           |
| Random read or write cycle time                             | tRC    | 95  |      | 115 |      | 135 |      | ns    |           |
| Read-modify-write cycle time                                | tRWC   | 138 |      | 160 |      | 190 |      | ns    |           |
| Access time from $\overline{\text{RAS}}$                    | tRAC   |     | 55   |     | 65   |     | 75   | ns    | 3,4,10,12 |
| Access time from $\overline{\text{CAS}}$                    | tCAC   |     | 18   |     | 20   |     | 25   | ns    | 3,4,5,12  |
| Access time from column address                             | tAA    |     | 30   |     | 35   |     | 40   | ns    | 3,10,12   |
| $\overline{\text{RAS}}$ pulse width                         | tRAS   | 55  | 10K  | 65  | 10K  | 75  | 10K  | ns    |           |
| $\overline{\text{CAS}}$ pulse width                         | tCAS   | 18  | 10K  | 20  | 10K  | 25  | 10K  | ns    |           |
| $\overline{\text{RAS}}$ hold time                           | tRSH   | 18  |      | 20  |      | 25  |      | ns    |           |
| $\overline{\text{CAS}}$ hold time                           | tCSH   | 55  |      | 65  |      | 75  |      | ns    |           |
| Column address to $\overline{\text{RAS}}$ lead time         | tRAL   | 30  |      | 35  |      | 40  |      | ns    |           |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time | tCWD   | 41  |      | 43  |      | 50  |      | ns    | 7         |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time | tRWD   | 78  |      | 88  |      | 100 |      | ns    | 7         |
| Column address to $\overline{\text{W}}$ delay time          | tAWD   | 53  |      | 58  |      | 65  |      | ns    | 7         |
| Fast Page mode cycle time                                   | tPC    | 40  |      | 45  |      | 50  |      | ns    |           |
| Fast page mode read-modify-write cycle time                 | tPRWC  | 81  |      | 90  |      | 105 |      | ns    |           |
| $\overline{\text{RAS}}$ pulse width (Fast page cycle)       | tRASP  | 55  | 200K | 65  | 200K | 75  | 200K | ns    |           |
| Access time form $\overline{\text{CAS}}$ precharge          | tCPA   |     | 35   |     | 40   |     | 45   | ns    | 3         |
| $\overline{\text{OE}}$ access time                          | tOEA   |     | 18   |     | 20   |     | 25   | ns    |           |
| $\overline{\text{OE}}$ to data delay                        | tOED   | 18  |      | 18  |      | 20  |      | ns    |           |
| $\overline{\text{OE}}$ command hold time                    | tOEH   | 18  |      | 20  |      | 25  |      | ns    |           |

2

## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 1TTL load and 100pF
4. Operation within the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
6.  $t_{OFF}(\text{max})$  and  $t_{OEZ}(\text{max})$  define the time at which the output achieves the open circuit condition and are not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$ ,  $t_{RWD} \geq t_{RWD}(\text{min})$  and  $t_{AWD} \geq t_{AWD}(\text{min})$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled by  $t_{AA}$ .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$  is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. For all of the refresh mode except the distributed  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh mode, 4096(8192) cycles of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.
14. It can get less  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  current loss if  $t_{CHR} \geq t_{RAS}$  or  $\overline{\text{CAS}} \leq 0.2V$  at  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh mode.

16M x 4 Bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 16,777,216 x 4 bit Extended Data Out Mode CMOS DRAMs. Extended Data Out Mode offers high speed random access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time(-5, -6, or -7), power consumption(Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh capabilities. Further- more, Self-refresh operation is available in L- version. This 16Mx4 EDO mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.



FEATURES

• Part Identification

- KM44V16004A/A-L(3.3V, 8K Ref.)
- KM44V16104A/A-L(3.3V, 4K Ref.)

• Active Power Dissipation

Unit : mW

| Speed | 8K  | 4K  |
|-------|-----|-----|
| -5    | 360 | 540 |
| -6    | 324 | 504 |
| -7    | 288 | 468 |

- Extended Data Out Mode operation
- CAS-before-RAS refresh capability
- RAS only and Hidden refresh capability
- Self-refresh capability(L-version)
- Fast parallel test mode capability
- LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- +3.3V±0.3V power supply

• Refresh cycles


| Part NO.     | Refresh cycle | Refresh time |       |
|--------------|---------------|--------------|-------|
|              |               | Normal       | L-ver |
| KM44V16004A* | 8K            | 64ms         | 128ms |
| KM44V16104A  | 4K            |              |       |

- \* Access mode & RAS only refresh mode : 8K cycle/64ms
- CAS-before-RAS & Hidden refresh mode : 4K cycle/64ms

• Performance range:


| Speed | tRAC | tCAC | tRC   | tHPC |
|-------|------|------|-------|------|
| -5    | 50ns | 13ns | 84ns  | 20ns |
| -6    | 60ns | 15ns | 104ns | 25ns |
| -7    | 70ns | 20ns | 124ns | 30ns |

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



\* ( N.C ) : N.C for 4K Refresh product

| Pin Name | Pin Function               |
|----------|----------------------------|
| A0 - A12 | Address Inputs(8K Product) |
| A0 - A11 | Address Inputs(4K Product) |
| DQ0 -3   | Data In/Out                |
| Vss      | Ground                     |
| RAS      | Row Address Strobe         |
| CAS      | Column Address Strobe      |
| W        | Read/Write Input           |
| OE       | Data Outputs Enable        |
| Vcc      | Power(+3.3V)               |
| N.C      | No Connection              |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating       | Units |
|---|------------------------------------|--------------|-------|
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | Min                | Typ | Max                                | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|------|
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.0                | -   | V <sub>CC</sub> +0.3* <sup>1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3* <sup>2</sup> | -   | 0.8                                | V    |

\*1 : V<sub>CC</sub>+1.3V at pulse width ≤ 15ns which is measured at V<sub>CC</sub>

\*2 : -1.3V at pulse width ≤ 15ns which is measured at V<sub>SS</sub>

**DC AND OPERATING CHARACTERISTICS** (Recommended operating conditions unless otherwise noted.)

| Parameter  | Symbol            | Min | Max | Units |
|--|-------------------|-----|-----|-------|
| Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.3V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
| Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
| Output High Voltage Level(I <sub>OH</sub> =-2mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
| Output Low Voltage Level(I <sub>OL</sub> =2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |

DC AND OPERATING CHARACTERISTICS (Continued.)

| Symbol           | Power       | Speed      | Max         |             | Units |
|------------------|-------------|------------|-------------|-------------|-------|
|                  |             |            | KM44V16004A | KM44V16104A |       |
| I <sub>CC1</sub> | Don't care  | -5         | 100         | 150         | mA    |
|                  |             | -6         | 90          | 140         |       |
|                  |             | -7         | 80          | 130         |       |
| I <sub>CC2</sub> | Normal<br>L | Don't care | 1           | 1           | mA    |
|                  |             |            | 1           | 1           |       |
| I <sub>CC3</sub> | Don't care  | -5         | 100         | 150         | mA    |
|                  |             | -6         | 90          | 140         |       |
|                  |             | -7         | 80          | 130         |       |
| I <sub>CC4</sub> | Don't care  | -5         | 110         | 120         | mA    |
|                  |             | -6         | 100         | 110         |       |
|                  |             | -7         | 90          | 100         |       |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 500         | 500         | μA    |
|                  |             |            | 300         | 300         |       |
| I <sub>CC6</sub> | Don't care  | -5         | 150         | 150         | mA    |
|                  |             | -6         | 140         | 140         |       |
|                  |             | -7         | 130         | 130         |       |
| I <sub>CC7</sub> | L           | Don't care | 550         | 550         | μA    |
| I <sub>CC8</sub> | L           | Don't care | 450         | 450         | μA    |

I<sub>CC1</sub>\* : Operating Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -only Refresh Current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Extended Data Out Mode Current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @t<sub>HPC</sub>=min.)

I<sub>CC5</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V<sub>IH</sub>)=V<sub>CC</sub>-0.2V, Input low voltage(V<sub>IL</sub>)=0.2V,  $\overline{CAS}=\overline{CAS}$ -before- $\overline{RAS}$  cycling or 0.2V

$\overline{W}$ ,  $\overline{OE} = V_{IH}$ , Address = Don't care, DQ = Open, T<sub>RC</sub> = 31.25μs

T<sub>TRAS</sub>=T<sub>TRASmin</sub>~300 ns

I<sub>CC8</sub> : Self Refresh Current

$\overline{RAS}=\overline{CAS}=0.2V$ ,  $\overline{W}=\overline{OE}=A0 \sim A12(A11) = V_{CC}-0.2V$  or 0.2V, DQ0 ~ DQ3= V<sub>CC</sub>-0.2V, 0.2V or Open

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one EDO mode cycle time t<sub>HPC</sub>.



CAPACITANCE( $T_A=25^{\circ}\text{C}$ ,  $V_{CC}=3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter   | Symbol    | Min | Max | Unit |
|---|-----------|-----|-----|------|
| Input capacitance [A0 - A12]  | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , W, $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ3]  | $C_{DQ}$  | -   | 7   | pF   |

AC CHARACTERISTICS ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , See note 2)

Test condition :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{ih}/V_{il}=2.0/0.8\text{V}$ ,  $V_{oh}/V_{ol}=2.0/0.8\text{V}$

| Parameter   | Symbol | - 5 |     | - 6 |     | - 7 |     | Units | Notes  |
|---|--------|-----|-----|-----|-----|-----|-----|-------|--------|
|   |        | Min | Max | Min | Max | Min | Max |       |        |
| Random read or write cycle time                                   | tRC    | 84  |     | 104 |     | 124 |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 116 |     | 138 |     | 165 |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |     | 50  |     | 60  |     | 70  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |     | 13  |     | 15  |     | 20  | ns    | 3,4,5  |
| Access time from column address                                   | tAA    |     | 25  |     | 30  |     | 35  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 3   |     | 3   |     | 3   |     | ns    | 3      |
| Output buffer turn-off delay from $\overline{\text{CAS}}$         | tCEZ   | 3   | 13  | 3   | 13  | 3   | 15  | ns    | 6,13   |
| $\overline{\text{OE}}$ to output in Low-Z                         | tOLZ   | 3   |     | 3   |     | 3   |     | ns    | 3      |
| Transition time (rise and fall)                                   | tT     | 2   | 50  | 2   | 50  | 2   | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30  |     | 40  |     | 50  |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50  | 10K | 60  | 10K | 70  | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 13  |     | 15  |     | 20  |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 38  |     | 45  |     | 50  |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 8   | 10K | 10  | 10K | 15  | 10K | ns    | 15     |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20  | 37  | 20  | 45  | 20  | 50  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15  | 25  | 15  | 30  | 15  | 35  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5   |     | 5   |     | 5   |     | ns    |        |
| Row address set-up time   | tASR   | 0   |     | 0   |     | 0   |     | ns    |        |
| Row address hold time   | tRAH   | 10  |     | 10  |     | 10  |     | ns    |        |
| Column address set-up time  | tASC   | 0   |     | 0   |     | 0   |     | ns    |        |
| Column address hold time  | tCAH   | 8   |     | 10  |     | 15  |     | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25  |     | 30  |     | 35  |     | ns    |        |
| Read command set-up time  | tRCS   | 0   |     | 0   |     | 0   |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Write command hold time   | tWCH   | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command pulse width   | tWP    | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 13  |     | 15  |     | 20  |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 8   |     | 10  |     | 15  |     | ns    |        |

2

AC CHARACTERISTICS (Continued)

| Parameter                                  | Symbol | - 5 |      | - 6 |      | - 7 |      | Units | Notes |
|--|--------|-----|------|-----|------|-----|------|-------|-------|
|  |        | Min | Max  | Min | Max  | Min | Max  |       |       |
| Data set-up time                           | tDS    | 0   |      | 0   |      | 0   |      | ns    | 9     |
| Data hold time                             | tDH    | 8   |      | 10  |      | 15  |      | ns    | 9     |
| Refresh period(4K, Normal)                 | tREF   |     | 64   |     | 64   |     | 64   | ms    |       |
| Refresh period(8K, Normal)                 | tREF   |     | 64   |     | 64   |     | 64   | ms    |       |
| Refresh period(L-ver)                      | tREF   |     | 128  |     | 128  |     | 128  | ms    |       |
| Write command set-up time                  | tWCS   | 0   |      | 0   |      | 0   |      | ns    | 7     |
| CAS to W delay time                        | tCWD   | 30  |      | 32  |      | 39  |      | ns    | 7     |
| RAS to W delay time                        | tRWD   | 67  |      | 77  |      | 89  |      | ns    | 7     |
| Column address to W delay time             | tAWD   | 42  |      | 47  |      | 54  |      | ns    | 7     |
| CAS set-up time (CAS-before-RAS refresh)   | tCSR   | 10  |      | 10  |      | 10  |      | ns    |       |
| CAS hold time (CAS-before-RAS refresh)     | tCHR   | 10  |      | 10  |      | 15  |      | ns    | 17    |
| RAS to CAS precharge time                  | tRPC   | 5   |      | 5   |      | 5   |      | ns    |       |
| CAS precharge time(CBR counter test cycle) | tCPT   | 20  |      | 20  |      | 30  |      | ns    |       |
| Access time from CAS precharge             | tCPA   |     | 28   |     | 35   |     | 40   | ns    | 3     |
| Hyper Page cycle time                      | tHPC   | 20  |      | 25  |      | 30  |      | ns    | 16    |
| Hyper Page read-modify-write cycle time    | tHPRWC | 47  |      | 56  |      | 71  |      | ns    | 16    |
| CAS precharge time (Hyper page cycle)      | tCP    | 8   |      | 10  |      | 10  |      | ns    |       |
| RAS pulse width (Hyper page cycle)         | tRASP  | 50  | 200K | 60  | 200K | 70  | 200K | ns    |       |
| RAS hold time from CAS precharge           | tRHCP  | 30  |      | 35  |      | 40  |      | ns    |       |
| OE access time                             | tOEA   |     | 13   |     | 15   |     | 20   | ns    |       |
| OE to data delay                           | tOED   | 13  |      | 13  |      | 15  |      | ns    |       |
| CAS precharge to W delay time              | tCPWD  | 45  |      | 54  |      | 64  |      | ns    |       |
| Out put buffer turn off delay time from OE | tOEZ   | 3   | 13   | 3   | 13   | 3   | 15   | ns    | 6     |
| OE command hold time                       | tOEH   | 13  |      | 15  |      | 20  |      | ns    |       |
| Write command set-up time(Test mode in)    | tWTS   | 10  |      | 10  |      | 10  |      | ns    | 11    |
| Write command hold time(Test mode in)      | tWTH   | 10  |      | 10  |      | 10  |      | ns    | 11    |
| W to RAS precharge time(C-B-R refresh)     | tWRP   | 10  |      | 10  |      | 10  |      | ns    |       |
| W to RAS hold time(C-B-R refresh)          | tWRH   | 10  |      | 10  |      | 10  |      | ns    |       |
| Output data hold time                      | tDOH   | 5   |      | 5   |      | 5   |      | ns    |       |
| Output buffer turn off delay from RAS      | tREZ   | 3   | 15   | 3   | 15   | 3   | 20   | ns    | 6,15  |
| Output buffer turn off delay from W        | tWEZ   | 3   | 13   | 3   | 15   | 3   | 20   | ns    | 6     |
| W to data delay                            | tWED   | 15  |      | 15  |      | 20  |      | ns    |       |
| OE to CAS hold time                        | tOCH   | 5   |      | 5   |      | 5   |      | ns    |       |
| CAS hold time to OE                        | tCHO   | 5   |      | 5   |      | 5   |      | ns    |       |
| OE precharge time                          | tOEP   | 5   |      | 5   |      | 5   |      | ns    |       |
| W pulth width(Hyper Page Cycle)            | tWPE   | 5   |      | 5   |      | 5   |      | ns    |       |
| RAS pulse width(C-B-R self refresh)        | tRASS  | 100 |      | 100 |      | 100 |      | us    | 14    |
| RAS precharge time (C-B-R self refresh)    | tRPS   | 90  |      | 110 |      | 130 |      | ns    | 14    |
| CAS hold time (C-B-R self refresh)         | tCHS   | -50 |      | -50 |      | -50 |      | ns    | 14    |

TEST MODE CYCLE

(Note. 11)

| Parameter   | Symbol | -5  |      | -6  |      | -7  |      | Units | Notes  |
|---|--------|-----|------|-----|------|-----|------|-------|--------|
|   |        | Min | Max  | Min | Max  | Min | Max  |       |        |
| Random read or write cycle time                             | tRC    | 89  |      | 109 |      | 129 |      | ns    |        |
| Read-modify-write cycle time                                | tRWC   | 121 |      | 145 |      | 175 |      | ns    |        |
| Access time from $\overline{\text{RAS}}$                    | tRAC   |     | 55   |     | 65   |     | 75   | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                    | tCAC   |     | 18   |     | 20   |     | 25   | ns    | 3,4,5  |
| Access time from column address                             | tAA    |     | 30   |     | 35   |     | 40   | ns    | 3,10   |
| $\overline{\text{RAS}}$ pulse width                         | tRAS   | 55  | 10K  | 65  | 10K  | 75  | 10K  | ns    |        |
| $\overline{\text{CAS}}$ pulse width                         | tCAS   | 13  | 10K  | 15  | 10K  | 20  | 10K  | ns    |        |
| $\overline{\text{RAS}}$ hold time                           | tRSH   | 18  |      | 20  |      | 25  |      | ns    |        |
| $\overline{\text{CAS}}$ hold time                           | tCSH   | 43  |      | 50  |      | 55  |      | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time         | tRAL   | 30  |      | 35  |      | 40  |      | ns    |        |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time | tCWD   | 35  |      | 37  |      | 44  |      | ns    | 7      |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time | tRWD   | 72  |      | 82  |      | 94  |      | ns    | 7      |
| Column address to $\overline{\text{W}}$ delay time          | tAWD   | 47  |      | 52  |      | 59  |      | ns    | 7      |
| Hyper Page cycle time                                       | tHPC   | 25  |      | 30  |      | 35  |      | ns    |        |
| Hyper page read-modify-write cycle time                     | tHPRWC | 53  |      | 61  |      | 76  |      | ns    |        |
| $\overline{\text{RAS}}$ pulse width (Hyper page cycle)      | tRASP  | 55  | 200K | 65  | 200K | 75  | 200K | ns    |        |
| Access time form $\overline{\text{CAS}}$ precharge          | tCPA   |     | 33   |     | 40   |     | 45   | ns    | 3      |
| $\overline{\text{OE}}$ access time                          | tOEA   |     | 18   |     | 20   |     | 25   | ns    |        |
| $\overline{\text{OE}}$ to data delay                        | tOED   | 18  |      | 20  |      | 25  |      | ns    |        |
| $\overline{\text{OE}}$ command hold time                    | tOEH   | 18  |      | 20  |      | 25  |      | ns    |        |

2

## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 1 TTL load and 100pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$  is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13.  $t_{CEZ}(\max)$ ,  $t_{REZ}(\max)$ ,  $t_{WEZ}(\max)$  and  $t_{OEZ}(\max)$  define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. For all of the refresh mode except the distributed  $\overline{CAS}$ -before- $\overline{RAS}$  refresh mode, 4096(8192) cycles of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.
15. If  $\overline{RAS}$  goes high before  $\overline{CAS}$  high going, the open circuit condition of the output is achieved by  $\overline{CAS}$  high going. If  $\overline{CAS}$  goes high before  $\overline{RAS}$  high going, the open circuit condition of the output is achieved by  $\overline{RAS}$  high going.
16.  $t_{ASC} \geq 6 \text{ ns}$ , Assume  $t_T = 2.0 \text{ ns}$
17. It can get less  $\overline{CAS}$ -before- $\overline{RAS}$  current loss if  $t_{CHR} \geq t_{RAS}$  or  $\overline{CAS} \leq 0.2V$  at  $\overline{CAS}$ -before- $\overline{RAS}$  refresh mode.

*16M x 4 Bit CMOS Dynamic RAM with Fast Page Mode*

**DESCRIPTION**

This is a family of 16,777,216 x 4 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time(-5, -6, or -7) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh capabilities. This 16Mx4 Fast Page mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.



**FEATURES**

- Part Identification
  - KM44C16000A/A-L(5.0V, 8K Ref.)
  - KM44C16100A/A-L(5.0V, 4K Ref.)

- Active Power Dissipation Unit : mW

| Speed | 8K  | 4K  |
|-------|-----|-----|
| -5    | 550 | 825 |
| -6    | 495 | 770 |
| -7    | 440 | 715 |

- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$  only and Hidden refresh capability
- Fast parallel test mode capability
- TTL(5.0V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- +5.0V $\pm$ 10% power supply

- Refresh cycles


| Part NO.     | Refresh cycle | Refresh time |
|--------------|---------------|--------------|
|              |               | Normal       |
| KM44C16000A* | 8K            | 64ms         |
| KM44C16100A  | 4K            |              |

\* Access mode &  $\overline{\text{RAS}}$  only refresh mode : 8K cycle/64ms  
 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  & Hidden refresh mode : 4K cycle/64ms

- Performance range:


| Speed | t <sub>RAC</sub> | t <sub>CAC</sub> | t <sub>RC</sub> | t <sub>PC</sub> |
|-------|------------------|------------------|-----------------|-----------------|
| -5    | 50ns             | 13ns             | 90ns            | 35ns            |
| -6    | 60ns             | 15ns             | 110ns           | 40ns            |
| -7    | 70ns             | 20ns             | 130ns           | 45ns            |

**FUNCTIONAL BLOCK DIAGRAM**



**SAMSUNG ELECTRONIC CO., LTD.** reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



\* ( N.C ) : N.C for 4K Refresh product

| Pin Name                | Pin Function               |
|-------------------------|----------------------------|
| A0 - A12                | Address Inputs(8K Product) |
| A0 - A11                | Address Inputs(4K Product) |
| DQ0 -3                  | Data In/Out                |
| Vss                     | Ground                     |
| $\overline{\text{RAS}}$ | Row Address Strobe         |
| $\overline{\text{CAS}}$ | Column Address Strobe      |
| $\overline{\text{W}}$   | Read/Write Input           |
| $\overline{\text{OE}}$  | Data Outputs Enable        |
| Vcc                     | Power(+5.0V)               |
| N.C                     | No Connection              |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating       | Units |
|---|------------------------------------|--------------|-------|
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -1.0 to +7.0 | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -1.0 to +7.0 | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | Min    | Typ | Max                | Unit |
|--------------------|-----------------|--------|-----|--------------------|------|
| Supply Voltage     | V <sub>CC</sub> | 4.5    | 5.0 | 5.5                | V    |
| Ground             | V <sub>SS</sub> | 0      | 0   | 0                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.4    | -   | V <sub>CC</sub> *1 | V    |
| Input Low Voltage  | V <sub>IL</sub> | -1.0*2 | -   | 0.8                | V    |

\*1 : V<sub>CC</sub>+2.0V at pulse width ≤ 20ns which is measured at V<sub>CC</sub>

\*2 : -2.0V at pulse width ≤ 20ns which is measured at V<sub>SS</sub>

**DC AND OPERATING CHARACTERISTICS** (Recommended operating conditions unless otherwise noted.)

| Parameter  | Symbol            | Min | Max | Units |
|--|-------------------|-----|-----|-------|
| Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
| Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
| Output High Voltage Level(I <sub>OH</sub> =-5mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
| Output Low Voltage Level(I <sub>OL</sub> =4.2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |

DC AND OPERATING CHARACTERISTICS (Continued.)

| Symbol           | Power      | Speed      | Max         |             | Units          |
|------------------|------------|------------|-------------|-------------|----------------|
|                  |            |            | KM44C16000A | KM44C16100A |                |
| I <sub>CC1</sub> | Don't care | -5         | 100         | 150         | mA<br>mA<br>mA |
|                  |            | -6         | 90          | 140         |                |
|                  |            | -7         | 80          | 130         |                |
| I <sub>CC2</sub> | Normal     | Don't care | 2           | 2           | mA             |
| I <sub>CC3</sub> | Don't care | -5         | 100         | 150         | mA<br>mA<br>mA |
|                  |            | -6         | 90          | 140         |                |
|                  |            | -7         | 80          | 130         |                |
| I <sub>CC4</sub> | Don't care | -5         | 70          | 80          | mA<br>mA<br>mA |
|                  |            | -6         | 60          | 70          |                |
|                  |            | -7         | 55          | 65          |                |
| I <sub>CC5</sub> | Normal     | Don't care | 1           | 1           | mA             |
| I <sub>CC6</sub> | Don't care | -5         | 150         | 150         | mA<br>mA<br>mA |
|                  |            | -6         | 140         | 140         |                |
|                  |            | -7         | 130         | 130         |                |

I<sub>CC1</sub>\* : Operating Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -only Refresh Current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Extended Data Out Mode Current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @t<sub>HPC</sub>=min.)

I<sub>CC5</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one EDO mode cycle time t<sub>HPC</sub>.



CAPACITANCE ( $T_A=25^\circ\text{C}$ ,  $V_{CC}=5.0\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter  | Symbol    | Min | Max | Unit |
|--|-----------|-----|-----|------|
| Input capacitance [A0 - A12]   | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{W}}$ , $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ3]   | $C_{DO}$  | -   | 7   | pF   |

AC CHARACTERISTICS ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 2)

Test condition :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.4/0.4\text{V}$

| Parameter   | Symbol | - 5 |     | - 6 |     | - 7 |     | Units | Notes  |
|---|--------|-----|-----|-----|-----|-----|-----|-------|--------|
|   |        | Min | Max | Min | Max | Min | Max |       |        |
| Random read or write cycle time                                   | tRC    | 90  |     | 110 |     | 130 |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 133 |     | 155 |     | 185 |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |     | 50  |     | 60  |     | 70  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |     | 13  |     | 15  |     | 20  | ns    | 3,4,5  |
| Access time from column address                                   | tAA    |     | 25  |     | 30  |     | 35  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 0   |     | 0   |     | 0   |     | ns    | 3      |
| Output buffer turn-off delay                                      | tOFF   | 0   | 13  | 0   | 15  | 0   | 20  | ns    | 6      |
| Transition time (rise and fall)                                   | tT     | 3   | 50  | 3   | 50  | 3   | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30  |     | 40  |     | 50  |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50  | 10K | 60  | 10K | 70  | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 13  |     | 15  |     | 20  |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 50  |     | 60  |     | 70  |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 13  | 10K | 15  | 10K | 20  | 10K | ns    |        |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20  | 37  | 20  | 45  | 20  | 50  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15  | 25  | 15  | 30  | 15  | 35  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5   |     | 5   |     | 5   |     | ns    |        |
| Row address set-up time   | tASR   | 0   |     | 0   |     | 0   |     | ns    |        |
| Row address hold time   | tRAH   | 10  |     | 10  |     | 10  |     | ns    |        |
| Column address set-up time  | tASC   | 0   |     | 0   |     | 0   |     | ns    |        |
| Column address hold time  | tCAH   | 10  |     | 10  |     | 15  |     | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25  |     | 30  |     | 35  |     | ns    |        |
| Read command set-up time  | tRCS   | 0   |     | 0   |     | 0   |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Write command hold time   | tWCH   | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command pulse width   | tWP    | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 15  |     | 15  |     | 20  |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 13  |     | 15  |     | 20  |     | ns    |        |

2

## AC CHARACTERISTICS (Continued)

| Parameter                                   | Symbol | - 5 |      | - 6 |      | - 7 |      | Units | Notes |
|---|--------|-----|------|-----|------|-----|------|-------|-------|
|   |        | Min | Max  | Min | Max  | Min | Max  |       |       |
| Data set-up time                            | tDS    | 0   |      | 0   |      | 0   |      | ns    | 9     |
| Data hold time                              | tDH    | 10  |      | 10  |      | 15  |      | ns    | 9     |
| Refresh period(4K, 8k, Normal)              | tREF   |     | 64   |     | 64   |     | 64   | ms    |       |
| Write command set-up time                   | tWCS   | 0   |      | 0   |      | 0   |      | ns    |       |
| CAS to W delay time                         | tCWD   | 36  |      | 40  |      | 50  |      | ns    | 7     |
| RAS to W delay time                         | tRWD   | 73  |      | 85  |      | 100 |      | ns    | 7     |
| Column address to W delay time              | tAWD   | 48  |      | 55  |      | 65  |      | ns    | 7     |
| CAS precharge to W delay time               | tCPWD  | 53  |      | 60  |      | 70  |      | ns    | 7     |
| CAS set-up time (CAS-before-RAS refresh)    | tCSR   | 10  |      | 10  |      | 10  |      | ns    |       |
| CAS hold time (CAS-before-RAS refresh)      | tCHR   | 10  |      | 10  |      | 15  |      | ns    | 13    |
| RAS to CAS precharge time                   | tRPC   | 5   |      | 5   |      | 5   |      | ns    |       |
| CAS precharge time(CBR counter test cycle)  | tCPT   | 20  |      | 20  |      | 30  |      | ns    |       |
| Access time from CAS precharge              | tCPA   |     | 30   |     | 35   |     | 40   | ns    |       |
| Fast Page mode cycle time                   | tPC    | 35  |      | 40  |      | 45  |      | ns    | 3     |
| Fast Page mode read-modify-write cycle time | tPRWC  | 76  |      | 85  |      | 100 |      | ns    |       |
| CAS precharge time (Fast page cycle)        | tCP    | 10  |      | 10  |      | 10  |      | ns    |       |
| RAS pulse width (Fast page cycle)           | tRASP  | 50  | 200K | 60  | 200K | 70  | 200K | ns    |       |
| RAS hold time from CAS precharge            | tRHCP  | 30  |      | 35  |      | 40  |      | ns    |       |
| OE access time                              | tOEA   |     | 13   |     | 15   |     | 20   | ns    |       |
| OE to data delay                            | tOED   | 13  |      | 15  |      | 20  |      | ns    |       |
| Out put buffer turn off delay time from OE  | tOEZ   | 0   | 13   | 0   | 15   | 0   | 20   | ns    |       |
| OE command hold time                        | tOEH   | 13  |      | 15  |      | 20  |      | ns    | 6     |
| Write command set-up time(Test mode in)     | tWTS   | 10  |      | 10  |      | 10  |      | ns    |       |
| Write command hold time(Test mode in)       | tWTH   | 15  |      | 15  |      | 15  |      | ns    | 11    |
| W to RAS precharge time(C-B-R refresh)      | tWRP   | 10  |      | 10  |      | 10  |      | ns    | 11    |
| W to RAS hold time(C-B-R refresh)           | tWRH   | 10  |      | 10  |      | 10  |      | ns    |       |

TEST MODE CYCLE

(Note. 11)

| Parameter                                   | Symbol | -5  |      | -6  |      | -7  |      | Units | Notes     |
|---|--------|-----|------|-----|------|-----|------|-------|-----------|
|   |        | Min | Max  | Min | Max  | Min | Max  |       |           |
| Random read or write cycle time             | tRC    | 95  |      | 115 |      | 135 |      | ns    |           |
| Read-modify-write cycle time                | tRWC   | 138 |      | 160 |      | 190 |      | ns    |           |
| Access time from RAS                        | tRAC   |     | 55   |     | 65   |     | 75   | ns    | 3,4,10,12 |
| Access time from CAS                        | tCAC   |     | 18   |     | 20   |     | 25   | ns    | 3,4,5,12  |
| Access time from column address             | tAA    |     | 30   |     | 35   |     | 40   | ns    | 3,10,12   |
| RAS pulse width                             | tRAS   | 55  | 10K  | 65  | 10K  | 75  | 10K  | ns    |           |
| CAS pulse width                             | tCAS   | 18  | 10K  | 20  | 10K  | 25  | 10K  | ns    |           |
| RAS hold time                               | tRSH   | 18  |      | 20  |      | 25  |      | ns    |           |
| CAS hold time                               | tCSH   | 55  |      | 65  |      | 75  |      | ns    |           |
| Column address to RAS lead time             | tRAL   | 30  |      | 35  |      | 40  |      | ns    |           |
| CAS to W delay time                         | tCWD   | 41  |      | 43  |      | 50  |      | ns    | 7         |
| RAS to W delay time                         | tRWD   | 78  |      | 88  |      | 100 |      | ns    | 7         |
| Column address to W delay time              | tAWD   | 53  |      | 58  |      | 65  |      | ns    | 7         |
| Fast Page mode cycle time                   | tPC    | 40  |      | 45  |      | 50  |      | ns    |           |
| Fast page mode read-modify-write cycle time | tPRWC  | 81  |      | 90  |      | 105 |      | ns    |           |
| RAS pulse width (Fast page cycle)           | tRASP  | 55  | 200K | 65  | 200K | 75  | 200K | ns    |           |
| Access time form CAS precharge              | tCPA   |     | 35   |     | 40   |     | 45   | ns    | 3         |
| OE access time                              | tOEA   |     | 18   |     | 20   |     | 25   | ns    |           |
| OE to data delay                            | tOED   | 18  |      | 18  |      | 20  |      | ns    |           |
| OE command hold time                        | tOEH   | 18  |      | 20  |      | 25  |      | ns    |           |

2

## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL load and 100pF
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
6.  $t_{OFF}(\max)$  and  $t_{OEZ}(\max)$  define the time at which the output achieves the open circuit condition and are not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$  is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. It can get less  $\overline{CAS}$ -before- $\overline{RAS}$  current loss if  $t_{CHR} \geq t_{RAS}$  or  $\overline{CAS} \leq 0.2V$  at  $\overline{CAS}$ -before- $\overline{RAS}$  refresh mode.

16M x 4 Bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 16,777,216 x 4 bit Extended Data Out Mode CMOS DRAMs. Extended Data Out Mode offers high speed random access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time(-5, -6, or -7) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have ~~CAS~~-before-~~RAS~~ refresh, ~~RAS~~-only refresh and Hidden refresh capabilities. This 16Mx4 EDO mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.



FEATURES

• Part Identification

- KM44C16004A(5V, 8K Ref.)
- KM44C16104A(5V, 4K Ref.)

• Active Power Dissipation

Unit : mW

| Speed | 8K  | 4K  |
|-------|-----|-----|
| -5    | 550 | 825 |
| -6    | 495 | 770 |
| -7    | 440 | 715 |

- Extended Data Out Mode operation
- ~~CAS~~-before-~~RAS~~ refresh capability
- ~~RAS~~ only and Hidden refresh capability
- Fast parallel test mode capability
- TTL(5.0V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- +5.0V±10% power supply

• Refresh cycles


| Part NO.     | Refresh cycle | Refresh time |
|--------------|---------------|--------------|
|              |               | Normal       |
| KM44C16004A* | 8K            | 64ms         |
| KM44C16104A  | 4K            |              |

- \* Access mode & ~~RAS~~ only refresh mode : 8K cycle/64ms  
~~CAS~~-before-~~RAS~~ & Hidden refresh mode : 4K cycle/64ms

• Performance range:

| Speed | tRAC | tCAC | tRC   | tHPC |
|-------|------|------|-------|------|
| -5    | 50ns | 13ns | 84ns  | 20ns |
| -6    | 60ns | 15ns | 104ns | 25ns |
| -7    | 70ns | 20ns | 124ns | 30ns |


FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.


PIN CONFIGURATION (Top Views)

• KM44C160(1)04AK



(K: 400mil SOJ)

• KM44C160(1)04AS



(S: 400mil TSOP(II))

\* ( N.C ) : N.C for 4K Refresh product

| Pin Name | Pin Function               |
|----------|----------------------------|
| A0 - A12 | Address Inputs(8K Product) |
| A0 - A11 | Address Inputs(4K Product) |
| DQ0 -3   | Data In/Out                |
| Vss      | Ground                     |
| RAS      | Row Address Strobe         |
| CAS      | Column Address Strobe      |
| W        | Read/Write Input           |
| OE       | Data Outputs Enable        |
| Vcc      | Power(+5.0V)               |
| N.C      | No Connection              |

## ABSOLUTE MAXIMUM RATINGS

| Parameter   | Symbol                             | Rating       | Units |
|---|------------------------------------|--------------|-------|
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -1.0 to +7.0 | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -1.0 to +7.0 | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | Min                | Typ | Max                           | Unit |
|--------------------|-----------------|--------------------|-----|-------------------------------|------|
| Supply Voltage     | V <sub>CC</sub> | 4.5                | 5.0 | 5.5                           | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                             | V    |
| Input High Voltage | V <sub>IH</sub> | 2.4                | -   | V <sub>CC</sub> <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -1.0 <sup>*2</sup> | -   | 0.8                           | V    |

\*1 : V<sub>CC</sub>+2.0V at pulse width ≤ 20ns which is measured at V<sub>CC</sub>

\*2 : -2.0V at pulse width ≤ 20ns which is measured at V<sub>SS</sub>

## DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

| Parameter   | Symbol            | Min | Max | Units |
|---|-------------------|-----|-----|-------|
| Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
| Output Leakage Current<br>(Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                           | I <sub>O(L)</sub> | - 5 | 5   | μA    |
| Output High Voltage Level(I <sub>OH</sub> =-5mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
| Output Low Voltage Level(I <sub>OL</sub> =4.2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |

## DC AND OPERATING CHARACTERISTICS (Continued.)

| Symbol           | Power      | Speed      | Max         |             | Units          |
|------------------|------------|------------|-------------|-------------|----------------|
|                  |            |            | KM44C16004A | KM44C16104A |                |
| I <sub>CC1</sub> | Don't care | -5         | 100         | 150         | mA<br>mA<br>mA |
|                  |            | -6         | 90          | 140         |                |
|                  |            | -7         | 80          | 130         |                |
| I <sub>CC2</sub> | Normal     | Don't care | 2           | 2           | mA             |
| I <sub>CC3</sub> | Don't care | -5         | 100         | 150         | mA<br>mA<br>mA |
|                  |            | -6         | 90          | 140         |                |
|                  |            | -7         | 80          | 130         |                |
| I <sub>CC4</sub> | Don't care | -5         | 110         | 120         | mA<br>mA<br>mA |
|                  |            | -6         | 100         | 110         |                |
|                  |            | -7         | 90          | 100         |                |
| I <sub>CC5</sub> | Normal     | Don't care | 1           | 1           | mA             |
| I <sub>CC6</sub> | Don't care | -5         | 150         | 150         | mA<br>mA<br>mA |
|                  |            | -6         | 140         | 140         |                |
|                  |            | -7         | 130         | 130         |                |

I<sub>CC1</sub>\* : Operating Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -only Refresh Current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Extended Data Out Mode Current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @t<sub>HPC</sub>=min.)

I<sub>CC5</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one EDO mode cycle time t<sub>HPC</sub>.



CAPACITANCE (T<sub>A</sub>=25°C, V<sub>CC</sub>= 5.0V, f=1MHz)

| Parameter  | Symbol           | Min | Max | Unit |
|--|------------------|-----|-----|------|
| Input capacitance [A0 - A12]   | C <sub>IN1</sub> | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{W}}$ , $\overline{\text{OE}}$ ] | C <sub>IN2</sub> | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ3]   | C <sub>DQ</sub>  | -   | 7   | pF   |

AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 2)

Test condition : V<sub>CC</sub>=5.0V±10%, V<sub>ih</sub>/V<sub>il</sub>=2.4/0.8V, V<sub>oh</sub>/V<sub>ol</sub>=2.0/0.8V

| Parameter   | Symbol           | - 5 |     | - 6 |     | - 7 |     | Units | Notes  |
|---|------------------|-----|-----|-----|-----|-----|-----|-------|--------|
|   |                  | Min | Max | Min | Max | Min | Max |       |        |
| Random read or write cycle time                                   | t <sub>RC</sub>  | 84  |     | 104 |     | 124 |     | ns    |        |
| Read-modify-write cycle time                                      | t <sub>RWC</sub> | 116 |     | 138 |     | 165 |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | t <sub>RAC</sub> |     | 50  |     | 60  |     | 70  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | t <sub>CAC</sub> |     | 13  |     | 15  |     | 20  | ns    | 3,4,5  |
| Access time from column address                                   | t <sub>AA</sub>  |     | 25  |     | 30  |     | 35  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | t <sub>CLZ</sub> | 3   |     | 3   |     | 3   |     | ns    | 3      |
| Output buffer turn-off delay from $\overline{\text{CAS}}$         | t <sub>CEZ</sub> | 3   | 13  | 3   | 13  | 3   | 15  | ns    | 6,13   |
| $\overline{\text{OE}}$ to output in Low-Z                         | t <sub>OLZ</sub> | 3   |     | 3   |     | 3   |     | ns    | 3      |
| Transition time (rise and fall)                                   | t <sub>T</sub>   | 2   | 50  | 2   | 50  | 2   | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | t <sub>RP</sub>  | 30  |     | 40  |     | 50  |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | t <sub>RAS</sub> | 50  | 10K | 60  | 10K | 70  | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | t <sub>RSH</sub> | 13  |     | 15  |     | 20  |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | t <sub>CSH</sub> | 38  |     | 45  |     | 50  |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | t <sub>CAS</sub> | 8   | 10K | 10  | 10K | 15  | 10K | ns    | 15     |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | t <sub>RCD</sub> | 20  | 37  | 20  | 45  | 20  | 50  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | t <sub>RAD</sub> | 15  | 25  | 15  | 30  | 15  | 35  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | t <sub>CRP</sub> | 5   |     | 5   |     | 5   |     | ns    |        |
| Row address set-up time   | t <sub>ASR</sub> | 0   |     | 0   |     | 0   |     | ns    |        |
| Row address hold time   | t <sub>RAH</sub> | 10  |     | 10  |     | 10  |     | ns    |        |
| Column address set-up time  | t <sub>ASC</sub> | 0   |     | 0   |     | 0   |     | ns    |        |
| Column address hold time  | t <sub>CAH</sub> | 8   |     | 10  |     | 15  |     | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time               | t <sub>RAL</sub> | 25  |     | 30  |     | 35  |     | ns    |        |
| Read command set-up time  | t <sub>RCS</sub> | 0   |     | 0   |     | 0   |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | t <sub>RCH</sub> | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | t <sub>RRH</sub> | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Write command hold time   | t <sub>WCH</sub> | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command pulse width   | t <sub>WP</sub>  | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | t <sub>RWL</sub> | 13  |     | 15  |     | 20  |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | t <sub>CWL</sub> | 8   |     | 10  |     | 15  |     | ns    |        |

2

AC CHARACTERISTICS (Continued)

| Parameter                                  | Symbol | - 5 |      | - 6 |      | - 7 |      | Units | Notes |
|--|--------|-----|------|-----|------|-----|------|-------|-------|
|  |        | Min | Max  | Min | Max  | Min | Max  |       |       |
| Data set-up time                           | tDS    | 0   |      | 0   |      | 0   |      | ns    | 9     |
| Data hold time                             | tDH    | 8   |      | 10  |      | 15  |      | ns    | 9     |
| Refresh period(4K/8K, Normal)              | tREF   |     | 64   |     | 64   |     | 64   | ms    |       |
| Write command set-up time                  | tWCS   | 0   |      | 0   |      | 0   |      | ns    |       |
| CAS to W delay time                        | tCWD   | 30  |      | 32  |      | 39  |      | ns    | 7     |
| RAS to W delay time                        | tRWD   | 67  |      | 77  |      | 89  |      | ns    | 7     |
| Column address to W delay time             | tAWD   | 42  |      | 47  |      | 54  |      | ns    | 7     |
| CAS set-up time (CAS-before-RAS refresh)   | tCSR   | 5   |      | 5   |      | 5   |      | ns    | 7     |
| CAS hold time (CAS-before-RAS refresh)     | tCHR   | 10  |      | 10  |      | 15  |      | ns    | 16    |
| RAS to CAS precharge time                  | tRPC   | 5   |      | 5   |      | 5   |      | ns    |       |
| CAS precharge time(CBR counter test cycle) | tCPT   | 20  |      | 20  |      | 30  |      | ns    |       |
| Access time from CAS precharge             | tCPA   |     | 28   |     | 35   |     | 40   | ns    | 3     |
| Hyper Page cycle time                      | tHPC   | 20  |      | 25  |      | 30  |      | ns    | 15    |
| Hyper Page read-modify-write cycle time    | tHPRWC | 47  |      | 56  |      | 71  |      | ns    | 15    |
| CAS precharge time (Hyper page cycle)      | tCP    | 8   |      | 10  |      | 10  |      | ns    |       |
| RAS pulse width (Hyper page cycle)         | tRASP  | 50  | 200K | 60  | 200K | 70  | 200K | ns    |       |
| RAS hold time from CAS precharge           | tRHCP  | 30  |      | 35  |      | 40  |      | ns    |       |
| OE access time                             | tOEA   |     | 13   |     | 15   |     | 20   | ns    |       |
| OE to data delay                           | tOED   | 13  |      | 13  |      | 15  |      | ns    |       |
| CAS precharge to W delay time              | tCPWD  | 45  |      | 54  |      | 64  |      | ns    |       |
| Out put buffer turn off delay time from OE | tOEZ   | 3   | 13   | 3   | 13   | 3   | 15   | ns    | 6     |
| OE command hold time                       | tOEH   | 13  |      | 15  |      | 20  |      | ns    |       |
| Write command set-up time(Test mode in)    | tWTS   | 10  |      | 10  |      | 10  |      | ns    | 11    |
| Write command hold time(Test mode in)      | tWTH   | 10  |      | 10  |      | 10  |      | ns    | 11    |
| W to RAS precharge time(C-B-R refresh)     | tWRP   | 10  |      | 10  |      | 10  |      | ns    |       |
| W to RAS hold time(C-B-R refresh)          | tWRH   | 10  |      | 10  |      | 10  |      | ns    |       |
| Output data hold time                      | tDOH   | 5   |      | 5   |      | 5   |      | ns    |       |
| Output buffer turn off delay from RAS      | tREZ   | 3   | 15   | 3   | 15   | 3   | 20   | ns    | 6,14  |
| Output buffer turn off delay from W        | tWEZ   | 3   | 13   | 3   | 15   | 3   | 20   | ns    | 6     |
| W to data delay                            | tWED   | 15  |      | 15  |      | 20  |      | ns    |       |
| OE to CAS hold time                        | tOCH   | 5   |      | 5   |      | 5   |      | ns    |       |
| CAS hold time to OE                        | tCHO   | 5   |      | 5   |      | 5   |      | ns    |       |
| OE precharge time                          | tOEP   | 5   |      | 5   |      | 5   |      | ns    |       |
| W pulth width(Hyper Page Cycle)            | tWPE   | 5   |      | 5   |      | 5   |      | ns    |       |

TEST MODE CYCLE

(Note. 11)

| Parameter   | Symbol | -5  |      | -6  |      | -7  |      | Units | Notes  |
|---|--------|-----|------|-----|------|-----|------|-------|--------|
|   |        | Min | Max  | Min | Max  | Min | Max  |       |        |
| Random read or write cycle time                             | tRC    | 89  |      | 109 |      | 129 |      | ns    |        |
| Read-modify-write cycle time                                | tRWC   | 121 |      | 145 |      | 175 |      | ns    |        |
| Access time from $\overline{\text{RAS}}$                    | tRAC   |     | 55   |     | 65   |     | 75   | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                    | tCAC   |     | 18   |     | 20   |     | 25   | ns    | 3,4,5  |
| Access time from column address                             | tAA    |     | 30   |     | 35   |     | 40   | ns    | 3,10   |
| $\overline{\text{RAS}}$ pulse width                         | tRAS   | 55  | 10K  | 65  | 10K  | 75  | 10K  | ns    |        |
| $\overline{\text{CAS}}$ pulse width                         | tCAS   | 13  | 10K  | 15  | 10K  | 20  | 10K  | ns    |        |
| $\overline{\text{RAS}}$ hold time                           | tRSH   | 18  |      | 20  |      | 25  |      | ns    |        |
| $\overline{\text{CAS}}$ hold time                           | tCSH   | 43  |      | 50  |      | 55  |      | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time         | tRAL   | 30  |      | 35  |      | 40  |      | ns    |        |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time | tCWD   | 35  |      | 37  |      | 44  |      | ns    | 7      |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time | tRWD   | 72  |      | 82  |      | 94  |      | ns    | 7      |
| Column address to $\overline{\text{W}}$ delay time          | tAWD   | 47  |      | 52  |      | 59  |      | ns    | 7      |
| Hyper Page cycle time                                       | tHPC   | 25  |      | 30  |      | 35  |      | ns    |        |
| Hyper page read-modify-write cycle time                     | tHPRWC | 53  |      | 61  |      | 76  |      | ns    |        |
| $\overline{\text{RAS}}$ pulse width (Hyper page cycle)      | tRASP  | 55  | 200K | 65  | 200K | 75  | 200K | ns    |        |
| Access time form $\overline{\text{CAS}}$ precharge          | tCPA   |     | 33   |     | 40   |     | 45   | ns    | 3      |
| $\overline{\text{OE}}$ access time                          | tOEA   |     | 18   |     | 20   |     | 25   | ns    |        |
| $\overline{\text{OE}}$ to data delay                        | tOED   | 18  |      | 20  |      | 25  |      | ns    |        |
| $\overline{\text{OE}}$ command hold time                    | tOEH   | 18  |      | 20  |      | 25  |      | ns    |        |

2

## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$ ,  $t_{RWD} \geq t_{RWD}(\text{min})$  and  $t_{AWD} \geq t_{AWD}(\text{min})$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled by  $t_{AA}$ .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$  is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13.  $t_{CEZ}(\text{max})$ ,  $t_{REZ}(\text{max})$ ,  $t_{WEZ}(\text{max})$  and  $t_{OEZ}(\text{max})$  define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. If  $\overline{\text{RAS}}$  goes high before  $\overline{\text{CAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{CAS}}$  high going. If  $\overline{\text{CAS}}$  goes high before  $\overline{\text{RAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{RAS}}$  high going.
15.  $t_{ASC} \geq t_{CPmin}$ , Assume  $t_T = 2.0$  ns
16. It can get less  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  current loss if  $t_{CHR} \geq t_{RAS}$  or  $\overline{\text{CAS}} \leq 0.2V$  at  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh mode.

8M x 8 Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 8,388,608 x 8 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time(-5, -6, or -7), power consumption(Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Further- more, Self-refresh operation is available in L - version. This 8Mx8 Fast Page mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.



FEATURES

• Part Identification

- KM48V8000A/A-L(3.3V, 8K Ref.)
- KM48V8100A/A-L(3.3V, 4K Ref.)

• Active Power Dissipation

Unit : mW

| Speed | 8K  | 4K  |
|-------|-----|-----|
| -5    | 360 | 540 |
| -6    | 324 | 504 |
| -7    | 288 | 468 |

- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$  only and Hidden refresh capability
- Self-refresh capability(L-ver only)
- Fast parallel test mode capability
- LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- +3.3V±0.3V power supply

• Refresh cycles


| Part NO.    | Refresh cycle | Refresh time |       |
|-------------|---------------|--------------|-------|
|             |               | Normal       | L-ver |
| KM48V8000A* | 8K            | 64ms         | 128ms |
| KM48V8100A  | 4K            |              |       |

\* Access mode &  $\overline{\text{RAS}}$  only refresh mode : 8K cycle/64ms  
 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  & Hidden refresh mode : 4K cycle/64ms

• Performance range:

| Speed | t <sub>RAC</sub> | t <sub>CAC</sub> | t <sub>RC</sub> | t <sub>PC</sub> |
|-------|------------------|------------------|-----------------|-----------------|
| -5    | 50ns             | 13ns             | 90ns            | 35ns            |
| -6    | 60ns             | 15ns             | 110ns           | 40ns            |
| -7    | 70ns             | 20ns             | 130ns           | 45ns            |


FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.


PIN CONFIGURATION (Top Views)

• KM48V80(1)00AK



(K: 400mil SOJ)

• KM48V80(1)00AS



(S: 400mil TSOP(III))

\* (N.C) : N.C for 4K Refresh product

| Pin Name | Pin Function               |
|----------|----------------------------|
| A0 - A12 | Address Inputs(8K Product) |
| A0 - A11 | Address Inputs(4K Product) |
| DQ0 - 7  | Data In/Out                |
| Vss      | Ground                     |
| RAS      | Row Address Strobe         |
| CAS      | Column Address Strobe      |
| W        | Read/Write Input           |
| OE       | Data Outputs Enable        |
| Vcc      | Power(+3.3V)               |
| N.C      | No Connection              |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating       | Units |
|---|------------------------------------|--------------|-------|
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | Min                | Typ | Max                                | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|------|
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.0                | -   | V <sub>CC</sub> +0.3* <sup>1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3* <sup>2</sup> | -   | 0.8                                | V    |

\*1 : V<sub>CC</sub>+1.3V at pulse width ≤ 15ns which is measured at V<sub>CC</sub>

\*2 : -1.3V at pulse width ≤ 15ns which is measured at V<sub>SS</sub>

**DC AND OPERATING CHARACTERISTICS** (Recommended operating conditions unless otherwise noted.)

| Parameter   | Symbol            | Min | Max | Units |
|---|-------------------|-----|-----|-------|
| Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.3V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
| Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
| Output High Voltage Level(I <sub>OH</sub> =-2mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
| Output Low Voltage Level(I <sub>OL</sub> =2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |

DC AND OPERATING CHARACTERISTICS (Continued.)

| Symbol           | Power       | Speed      | Max        |            | Units |
|------------------|-------------|------------|------------|------------|-------|
|                  |             |            | KM48V8000A | KM48V8100A |       |
| I <sub>CC1</sub> | Don't care  | -5         | 100        | 150        | mA    |
|                  |             | -6         | 90         | 140        | mA    |
|                  |             | -7         | 80         | 130        | mA    |
| I <sub>CC2</sub> | Normal<br>L | Don't care | 1          | 1          | mA    |
|                  |             |            | 1          | 1          | mA    |
| I <sub>CC3</sub> | Don't care  | -5         | 100        | 150        | mA    |
|                  |             | -6         | 90         | 140        | mA    |
|                  |             | -7         | 80         | 130        | mA    |
| I <sub>CC4</sub> | Don't care  | -5         | 70         | 80         | mA    |
|                  |             | -6         | 60         | 70         | mA    |
|                  |             | -7         | 55         | 65         | mA    |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 500        | 500        | μA    |
|                  |             |            | 300        | 300        | μA    |
| I <sub>CC6</sub> | Don't care  | -5         | 150        | 150        | mA    |
|                  |             | -6         | 140        | 140        | mA    |
|                  |             | -7         | 130        | 130        | mA    |
| I <sub>CC7</sub> | L           | Don't care | 550        | 550        | μA    |
| I <sub>CC8</sub> | L           | Don't care | 450        | 450        | μA    |

I<sub>CC1</sub>\* : Operating Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -only Refresh Current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Fast Page Mode Current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @t<sub>PC</sub>=min.)

I<sub>CC5</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V<sub>IH</sub>)=V<sub>CC</sub>-0.2V, Input low voltage(V<sub>IL</sub>)=0.2V,  $\overline{CAS}=\overline{CAS}$ -before- $\overline{RAS}$  cycling or 0.2V

$\overline{W}$ ,  $\overline{OE} = V_{IH}$ , Address = Don't care, DQ=Open, T<sub>RC</sub>= 31.25μs

T<sub>RAS</sub>=T<sub>RASmin</sub>~300 ns

I<sub>CC8</sub> : Self Refresh Current

$\overline{RAS}=\overline{CAS}=0.2V$ ,  $\overline{W}=\overline{OE}=A0 \sim A12(A11) = V_{CC}-0.2V$  or 0.2V, DQ0 ~ DQ7= V<sub>CC</sub>-0.2V, 0.2V or Open

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one fast page mode cycle time t<sub>PC</sub>.



**CAPACITANCE** ( $T_A=25^\circ\text{C}$ ,  $V_{CC}=3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter  | Symbol    | Min | Max | Unit |
|--|-----------|-----|-----|------|
| Input capacitance [A0 - A12]   | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{W}}$ , $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ7]   | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 2)

Test condition :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{ih}/V_{il}=2.0/0.8\text{V}$ ,  $V_{oh}/V_{ol}=2.0/0.8\text{V}$

2

| Parameter   | Symbol | - 5 |     | - 6 |     | - 7 |     | Units | Notes  |
|---|--------|-----|-----|-----|-----|-----|-----|-------|--------|
|   |        | Min | Max | Min | Max | Min | Max |       |        |
| Random read or write cycle time                                   | tRC    | 90  |     | 110 |     | 130 |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 133 |     | 153 |     | 180 |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |     | 50  |     | 60  |     | 70  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |     | 13  |     | 15  |     | 20  | ns    | 3,4,5  |
| Access time from column address                                   | tAA    |     | 25  |     | 30  |     | 35  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 0   |     | 0   |     | 0   |     | ns    | 3      |
| Output buffer turn-off delay                                      | tOFF   | 0   | 13  | 0   | 13  | 0   | 15  | ns    | 6      |
| Transition time (rise and fall)                                   | tT     | 3   | 50  | 3   | 50  | 3   | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30  |     | 40  |     | 50  |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50  | 10K | 60  | 10K | 70  | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 13  |     | 15  |     | 20  |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 50  |     | 60  |     | 70  |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 13  | 10K | 15  | 10K | 20  | 10K | ns    |        |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20  | 37  | 20  | 45  | 20  | 50  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15  | 25  | 15  | 30  | 15  | 35  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5   |     | 5   |     | 5   |     | ns    |        |
| Row address set-up time   | tASR   | 0   |     | 0   |     | 0   |     | ns    |        |
| Row address hold time   | tRAH   | 10  |     | 10  |     | 10  |     | ns    |        |
| Column address set-up time  | tASC   | 0   |     | 0   |     | 0   |     | ns    |        |
| Column address hold time  | tCAH   | 10  |     | 10  |     | 15  |     | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25  |     | 30  |     | 35  |     | ns    |        |
| Read command set-up time  | tRCS   | 0   |     | 0   |     | 0   |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Write command hold time   | tWCH   | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command pulse width   | tWP    | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 15  |     | 15  |     | 20  |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 13  |     | 15  |     | 20  |     | ns    |        |

## AC CHARACTERISTICS (Continued)

| Parameter   | Symbol | - 5 |      | - 6 |      | - 7 |      | Units | Notes |
|---|--------|-----|------|-----|------|-----|------|-------|-------|
|   |        | Min | Max  | Min | Max  | Min | Max  |       |       |
| Data set-up time  | tDS    | 0   |      | 0   |      | 0   |      | ns    | 9     |
| Data hold time  | tDH    | 10  |      | 10  |      | 15  |      | ns    | 9     |
| Refresh period(4K, Normal)  | tREF   |     | 64   |     | 64   |     | 64   | ms    |       |
| Refresh period(8K, Normal)  | tREF   |     | 64   |     | 64   |     | 64   | ms    |       |
| Refresh period(L-ver)   | tREF   |     | 128  |     | 128  |     | 128  | ms    |       |
| Write command set-up time   | tWCS   | 0   |      | 0   |      | 0   |      | ns    | 7     |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time   | tCWD   | 36  |      | 38  |      | 45  |      | ns    | 7     |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time   | tRWD   | 73  |      | 83  |      | 95  |      | ns    | 7     |
| Column address to $\overline{\text{W}}$ delay time  | tAWD   | 48  |      | 53  |      | 60  |      | ns    | 7     |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time   | tCPWD  | 53  |      | 60  |      | 70  |      | ns    |       |
| $\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)                   | tCSR   | 10  |      | 10  |      | 10  |      | ns    |       |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)                     | tCHR   | 10  |      | 10  |      | 15  |      | ns    | 14    |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time   | tRPC   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time(CBR counter test cycle)  | tCPT   | 20  |      | 20  |      | 30  |      | ns    |       |
| Access time from $\overline{\text{CAS}}$ precharge  | tCPA   |     | 30   |     | 35   |     | 40   | ns    | 3     |
| Fast Page mode cycle time   | tPC    | 35  |      | 40  |      | 45  |      | ns    |       |
| Fast Page mode read-modify-write cycle time   | tPRWC  | 76  |      | 85  |      | 100 |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time (Fast page cycle)  | tCP    | 10  |      | 10  |      | 10  |      | ns    |       |
| $\overline{\text{RAS}}$ pulse width (Fast page cycle)   | tRASP  | 50  | 200K | 60  | 200K | 70  | 200K | ns    |       |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge  | tRHCP  | 30  |      | 35  |      | 40  |      | ns    |       |
| $\overline{\text{OE}}$ access time  | tOEA   |     | 13   |     | 15   |     | 20   | ns    |       |
| $\overline{\text{OE}}$ to data delay  | tOED   | 13  |      | 13  |      | 15  |      | ns    |       |
| Output buffer turn off delay time from $\overline{\text{OE}}$   | tOEZ   | 0   | 13   | 0   | 13   | 0   | 15   | ns    | 6     |
| $\overline{\text{OE}}$ command hold time  | tOEH   | 13  |      | 15  |      | 20  |      | ns    |       |
| Write command set-up time(Test mode in)   | tWTS   | 10  |      | 10  |      | 10  |      | ns    | 11    |
| Write command hold time(Test mode in)   | tWTH   | 15  |      | 15  |      | 15  |      | ns    | 11    |
| $\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time( $\overline{\text{C}}$ -B- $\overline{\text{R}}$ refresh) | tWRP   | 10  |      | 10  |      | 10  |      | ns    |       |
| $\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time( $\overline{\text{C}}$ -B- $\overline{\text{R}}$ refresh)      | tWRH   | 10  |      | 10  |      | 10  |      | ns    |       |
| $\overline{\text{RAS}}$ pulse width( $\overline{\text{C}}$ -B- $\overline{\text{R}}$ self refresh)                        | tRASS  | 100 |      | 100 |      | 100 |      | us    | 13    |
| $\overline{\text{RAS}}$ precharge time ( $\overline{\text{C}}$ -B- $\overline{\text{R}}$ self refresh)                    | tRPS   | 90  |      | 110 |      | 130 |      | ns    | 13    |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{C}}$ -B- $\overline{\text{R}}$ self refresh)                         | tCHS   | -50 |      | -50 |      | -50 |      | ns    | 13    |

TEST MODE CYCLE

(Note. 11)

| Parameter   | Symbol | -5  |      | -6  |      | -7  |      | Units | Notes     |
|---|--------|-----|------|-----|------|-----|------|-------|-----------|
|   |        | Min | Max  | Min | Max  | Min | Max  |       |           |
| Random read or write cycle time                             | tRC    | 95  |      | 115 |      | 135 |      | ns    |           |
| Read-modify-write cycle time                                | tRWC   | 138 |      | 160 |      | 190 |      | ns    |           |
| Access time from $\overline{\text{RAS}}$                    | tRAC   |     | 55   |     | 65   |     | 75   | ns    | 3,4,10,12 |
| Access time from $\overline{\text{CAS}}$                    | tCAC   |     | 18   |     | 20   |     | 25   | ns    | 3,4,5,12  |
| Access time from column address                             | tAA    |     | 30   |     | 35   |     | 40   | ns    | 3,10,12   |
| $\overline{\text{RAS}}$ pulse width                         | tRAS   | 55  | 10K  | 65  | 10K  | 75  | 10K  | ns    |           |
| $\overline{\text{CAS}}$ pulse width                         | tCAS   | 18  | 10K  | 20  | 10K  | 25  | 10K  | ns    |           |
| $\overline{\text{RAS}}$ hold time                           | tRSH   | 18  |      | 20  |      | 25  |      | ns    |           |
| $\overline{\text{CAS}}$ hold time                           | tCSH   | 55  |      | 65  |      | 75  |      | ns    |           |
| Column address to $\overline{\text{RAS}}$ lead time         | tRAL   | 30  |      | 35  |      | 40  |      | ns    |           |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time | tCWD   | 41  |      | 43  |      | 50  |      | ns    | 7         |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time | tRWD   | 78  |      | 88  |      | 100 |      | ns    | 7         |
| Column address to $\overline{\text{W}}$ delay time          | tAWD   | 53  |      | 58  |      | 65  |      | ns    | 7         |
| Fast Page mode cycle time                                   | tPC    | 40  |      | 45  |      | 50  |      | ns    |           |
| Fast page mode read-modify-write cycle time                 | tPRWC  | 81  |      | 90  |      | 105 |      | ns    |           |
| $\overline{\text{RAS}}$ pulse width (Fast page cycle)       | tRASP  | 55  | 200K | 65  | 200K | 75  | 200K | ns    |           |
| Access time form $\overline{\text{CAS}}$ precharge          | tCPA   |     | 35   |     | 40   |     | 45   | ns    | 3         |
| $\overline{\text{OE}}$ access time                          | tOEA   |     | 18   |     | 20   |     | 25   | ns    |           |
| $\overline{\text{OE}}$ to data delay                        | tOED   | 18  |      | 18  |      | 20  |      | ns    |           |
| $\overline{\text{OE}}$ command hold time                    | tOEH   | 18  |      | 20  |      | 25  |      | ns    |           |

2

## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 1TTL load and 100pF
4. Operation within the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
6.  $t_{OFF}(\text{max})$  and  $t_{OEZ}(\text{max})$  define the time at which the output achieves the open circuit condition and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$ ,  $t_{RWD} \geq t_{RWD}(\text{min})$  and  $t_{AWD} \geq t_{AWD}(\text{min})$ , then the cycle is a read- modify -write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-modify-write cycles.
- 10 Operation within the  $t_{RAD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled by  $t_{AA}$ .
- 11 These specifications are applied in the test mode.
- 12 In test mode read cycle, the value of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$ ,  $t_{OEA}$ , and  $t_{CPA}$  is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 13 For all of the refresh mode except the distributed  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh mode, 4096(8192) cycles of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.
- 14 It can get less  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  current loss if  $t_{CHR} \geq t_{RAS}$  or  $\overline{\text{CAS}} \leq 0.2V$  at  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh mode.

8M x 8 Bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 8,388,608 x 8 bit Extended Data Out Mode CMOS DRAMs. Extended Data Out Mode offers high speed random access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time(-5, -6, or -7), power consumption(Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh capabilities. Further- more, Self-refresh operation is available in L- version. This 8Mx8 EDO mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

FEATURES

- Part Identification
  - KM48V8004A/A-L(3.3V, 8K Ref.)
  - KM48V8104A/A-L(3.3V, 4K Ref.)

- Active Power Dissipation Unit : mW

| Speed | 8K  | 4K  |
|-------|-----|-----|
| -5    | 360 | 540 |
| -6    | 324 | 504 |
| -7    | 288 | 468 |

- Extended Data Out Mode operation
- CAS-before-RAS refresh capability
- RAS only and Hidden refresh capability
- Self-refresh capability(L-version)
- Fast parallel test mode capability
- LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- +3.3V±0.3V power supply

- Refresh cycles


| Part NO.    | Refresh cycle | Refresh time |       |
|-------------|---------------|--------------|-------|
|             |               | Normal       | L-ver |
| KM48V8004A* | 8K            | 64ms         | 128ms |
| KM48V8104A  | 4K            |              |       |

\* Access mode & RAS only refresh mode : 8K cycle/64ms  
 CAS-before-RAS & Hidden refresh mode : 4K cycle/64ms

- Performance range:


| Speed | tRAC | tCAC | tRC   | tHPC |
|-------|------|------|-------|------|
| -5    | 50ns | 13ns | 84ns  | 20ns |
| -6    | 60ns | 15ns | 104ns | 25ns |
| -7    | 70ns | 20ns | 124ns | 30ns |

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



\* (N.C) : N.C for 4K Refresh product

| Pin Name        | Pin Function               |
|-----------------|----------------------------|
| A0 - A12        | Address Inputs(8K Product) |
| A0 - A11        | Address Inputs(4K Product) |
| DQ0 -7          | Data In/Out                |
| V <sub>ss</sub> | Ground                     |
| RAS             | Row Address Strobe         |
| CAS             | Column Address Strobe      |
| W               | Read/Write Input           |
| OE              | Data Outputs Enable        |
| V <sub>cc</sub> | Power(+3.3V)               |
| N.C             | No Connection              |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating       | Units |
|---|------------------------------------|--------------|-------|
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | Min                | Typ | Max                                | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|------|
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.0                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | V    |

\*1 : V<sub>CC</sub>+1.3V at pulse width ≤ 15ns which is measured at V<sub>CC</sub>

\*2 : -1.3V at pulse width ≤ 15ns which is measured at V<sub>SS</sub>

**DC AND OPERATING CHARACTERISTICS** (Recommended operating conditions unless otherwise noted.)

| Parameter  | Symbol            | Min | Max | Units |
|--|-------------------|-----|-----|-------|
| Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.3V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
| Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
| Output High Voltage Level(I <sub>OH</sub> =-2mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
| Output Low Voltage Level(I <sub>OL</sub> =2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |

DC AND OPERATING CHARACTERISTICS (Continued.)

| Symbol           | Power       | Speed      | Max        |            | Units |
|------------------|-------------|------------|------------|------------|-------|
|                  |             |            | KM48V8004A | KM48V8104A |       |
| I <sub>CC1</sub> | Don't care  | -5         | 100        | 150        | mA    |
|                  |             | -6         | 90         | 140        | mA    |
|                  |             | -7         | 80         | 130        | mA    |
| I <sub>CC2</sub> | Normal<br>L | Don't care | 1          | 1          | mA    |
|                  |             |            | 1          | 1          | mA    |
| I <sub>CC3</sub> | Don't care  | -5         | 100        | 150        | mA    |
|                  |             | -6         | 90         | 140        | mA    |
|                  |             | -7         | 80         | 130        | mA    |
| I <sub>CC4</sub> | Don't care  | -5         | 110        | 120        | mA    |
|                  |             | -6         | 100        | 110        | mA    |
|                  |             | -7         | 90         | 100        | mA    |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 500        | 500        | μA    |
|                  |             |            | 300        | 300        | μA    |
| I <sub>CC6</sub> | Don't care  | -5         | 150        | 150        | mA    |
|                  |             | -6         | 140        | 140        | mA    |
|                  |             | -7         | 130        | 130        | mA    |
| I <sub>CC7</sub> | L           | Don't care | 550        | 550        | μA    |
| I <sub>CCS</sub> | L           | Don't care | 450        | 450        | μA    |

I<sub>CC1</sub>\* : Operating Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -only Refresh Current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Extended Data Out Mode Current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @t<sub>HPC</sub>=min.)

I<sub>CC5</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V<sub>IH</sub>)=V<sub>CC</sub>-0.2V, Input low voltage(V<sub>IL</sub>)=0.2V,  $\overline{CAS}=\overline{CAS}$ -before- $\overline{RAS}$  cycling or 0.2V  
 $\overline{W}$ ,  $\overline{OE} = V_{IH}$ , Address = Don't care, DQ=Open, T<sub>RC</sub>= 31.25μs

T<sub>RAS</sub>=T<sub>RASmin</sub>~300 ns

I<sub>CCS</sub> : Self Refresh Current

$\overline{RAS}=\overline{CAS}=0.2V$ ,  $\overline{W}=\overline{OE}=A0 \sim A12(A11) = V_{CC}-0.2V$  or 0.2V, DQ0 ~ DQ7= V<sub>CC</sub>-0.2V, 0.2V or Open

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one EDO mode cycle time t<sub>HPC</sub>.



CAPACITANCE ( $T_A=25^\circ\text{C}$ ,  $V_{CC}=3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter   | Symbol    | Min | Max | Unit |
|---|-----------|-----|-----|------|
| Input capacitance [A0 - A12]  | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , W, $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ7]  | $C_{DO}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 2)

Test condition :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{ih}/V_{il}=2.0/0.8\text{V}$ ,  $V_{oh}/V_{ol}=2.0/0.8\text{V}$

| Parameter   | Symbol | - 5 |     | - 6 |     | - 7 |     | Units | Notes  |
|---|--------|-----|-----|-----|-----|-----|-----|-------|--------|
|   |        | Min | Max | Min | Max | Min | Max |       |        |
| Random read or write cycle time                                   | tRC    | 84  |     | 104 |     | 124 |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 116 |     | 138 |     | 165 |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |     | 50  |     | 60  |     | 70  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |     | 13  |     | 15  |     | 20  | ns    | 3,4,5  |
| Access time from column address                                   | tAA    |     | 25  |     | 30  |     | 35  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 3   |     | 3   |     | 3   |     | ns    | 3      |
| Output buffer turn-off delay from $\overline{\text{CAS}}$         | tCEZ   | 3   | 13  | 3   | 13  | 3   | 15  | ns    | 6,13   |
| $\overline{\text{OE}}$ to output in Low-Z                         | tOLZ   | 3   |     | 3   |     | 3   |     | ns    | 3      |
| Transition time (rise and fall)                                   | tT     | 2   | 50  | 2   | 50  | 2   | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30  |     | 40  |     | 50  |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50  | 10K | 60  | 10K | 70  | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 13  |     | 15  |     | 20  |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 38  |     | 45  |     | 50  |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 8   | 10K | 10  | 10K | 15  | 10K | ns    | 15     |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20  | 37  | 20  | 45  | 20  | 50  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15  | 25  | 15  | 30  | 15  | 35  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5   |     | 5   |     | 5   |     | ns    |        |
| Row address set-up time   | tASR   | 0   |     | 0   |     | 0   |     | ns    |        |
| Row address hold time   | tRAH   | 10  |     | 10  |     | 10  |     | ns    |        |
| Column address set-up time  | tASC   | 0   |     | 0   |     | 0   |     | ns    |        |
| Column address hold time  | tCAH   | 8   |     | 10  |     | 15  |     | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25  |     | 30  |     | 35  |     | ns    |        |
| Read command set-up time  | tRCS   | 0   |     | 0   |     | 0   |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Write command hold time   | tWCH   | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command pulse width   | tWP    | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 13  |     | 15  |     | 20  |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 8   |     | 10  |     | 15  |     | ns    |        |

2

AC CHARACTERISTICS (Continued)

| Parameter                                  | Symbol | - 5 |      | - 6 |      | - 7 |      | Units | Notes |
|--|--------|-----|------|-----|------|-----|------|-------|-------|
|  |        | Min | Max  | Min | Max  | Min | Max  |       |       |
| Data set-up time                           | tDS    | 0   |      | 0   |      | 0   |      | ns    | 9     |
| Data hold time                             | tDH    | 8   |      | 10  |      | 15  |      | ns    | 9     |
| Refresh period(4K, Normal)                 | tREF   |     | 64   |     | 64   |     | 64   | ms    |       |
| Refresh period(8K, Normal)                 | tREF   |     | 64   |     | 64   |     | 64   | ms    |       |
| Refresh period(L-ver)                      | tREF   |     | 128  |     | 128  |     | 128  | ms    |       |
| Write command set-up time                  | tWCS   | 0   |      | 0   |      | 0   |      | ns    | 7     |
| CAS to W delay time                        | tCWD   | 30  |      | 32  |      | 39  |      | ns    | 7     |
| RAS to W delay time                        | tRWD   | 67  |      | 77  |      | 89  |      | ns    | 7     |
| Column address to W delay time             | tAWD   | 42  |      | 47  |      | 54  |      | ns    | 7     |
| CAS set-up time (CAS-before-RAS refresh)   | tCSR   | 10  |      | 10  |      | 10  |      | ns    |       |
| CAS hold time (CAS-before-RAS refresh)     | tCHR   | 10  |      | 10  |      | 15  |      | ns    | 17    |
| RAS to CAS precharge time                  | tRPC   | 5   |      | 5   |      | 5   |      | ns    |       |
| CAS precharge time(CBF counter test cycle) | tCPT   | 20  |      | 20  |      | 30  |      | ns    |       |
| Access time from CAS precharge             | tCPA   |     | 28   |     | 35   |     | 40   | ns    | 3     |
| Hyper Page cycle time                      | tHPC   | 20  |      | 25  |      | 30  |      | ns    | 16    |
| Hyper Page read-modify-write cycle time    | tHPRWC | 47  |      | 56  |      | 71  |      | ns    | 16    |
| CAS precharge time (Hyper page cycle)      | tCP    | 8   |      | 10  |      | 10  |      | ns    |       |
| RAS pulse width (Hyper page cycle)         | tRASP  | 50  | 200K | 60  | 200K | 70  | 200K | ns    |       |
| RAS hold time from CAS precharge           | tRHCP  | 30  |      | 35  |      | 40  |      | ns    |       |
| OE access time                             | tOEA   |     | 13   |     | 15   |     | 20   | ns    |       |
| OE to data delay                           | tOED   | 13  |      | 13  |      | 15  |      | ns    |       |
| CAS precharge to W delay time              | tCPWD  | 45  |      | 54  |      | 64  |      | ns    |       |
| Out put buffer turn off delay time from OE | tOEZ   | 3   | 13   | 3   | 13   | 3   | 15   | ns    | 6,13  |
| OE command hold time                       | tOEH   | 13  |      | 15  |      | 20  |      | ns    |       |
| Write command set-up time(Test mode in)    | tWTS   | 10  |      | 10  |      | 10  |      | ns    | 11    |
| Write command hold time(Test mode in)      | tWTH   | 10  |      | 10  |      | 10  |      | ns    | 11    |
| W to RAS precharge time(C-B-R refresh)     | tWRP   | 10  |      | 10  |      | 10  |      | ns    |       |
| W to RAS hold time(C-B-R refresh)          | tWRH   | 10  |      | 10  |      | 10  |      | ns    |       |
| Output data hold time                      | tDOH   | 5   |      | 5   |      | 5   |      | ns    |       |
| Output buffer turn off delay from RAS      | tREZ   | 3   | 13   | 3   | 15   | 3   | 20   | ns    | 6,13  |
| Output buffer turn off delay from W        | tWEZ   | 3   | 13   | 3   | 15   | 3   | 20   | ns    | 6,13  |
| W to data delay                            | tWED   | 15  |      | 15  |      | 20  |      | ns    |       |
| OE to CAS hold time                        | tOCH   | 5   |      | 5   |      | 5   |      | ns    |       |
| CAS hold time to OE                        | tCHO   | 5   |      | 5   |      | 5   |      | ns    |       |
| OE precharge time                          | tOEP   | 5   |      | 5   |      | 5   |      | ns    |       |
| W pulth width(Hyper Page Cycle)            | tWPE   | 5   |      | 5   |      | 5   |      | ns    |       |
| RAS pulse width(C-B-R self refresh)        | tRASS  | 100 |      | 100 |      | 100 |      | us    | 14    |
| RAS precharge time (C-B-R self refresh)    | tRPS   | 90  |      | 110 |      | 130 |      | ns    | 14    |
| CAS hold time (C-B-R self refresh)         | tCHS   | -50 |      | -50 |      | -50 |      | ns    | 14    |

TEST MODE CYCLE

(Note. 11)

| Parameter   | Symbol | -5  |      | -6  |      | -7  |      | Units | Notes  |
|---|--------|-----|------|-----|------|-----|------|-------|--------|
|   |        | Min | Max  | Min | Max  | Min | Max  |       |        |
| Random read or write cycle time                             | tRC    | 89  |      | 109 |      | 129 |      | ns    |        |
| Read-modify-write cycle time                                | tRWC   | 121 |      | 145 |      | 175 |      | ns    |        |
| Access time from $\overline{\text{RAS}}$                    | tRAC   |     | 55   |     | 65   |     | 75   | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                    | tCAC   |     | 18   |     | 20   |     | 25   | ns    | 3,4,5  |
| Access time from column address                             | tAA    |     | 30   |     | 35   |     | 40   | ns    | 3,10   |
| $\overline{\text{RAS}}$ pulse width                         | tRAS   | 55  | 10K  | 65  | 10K  | 75  | 10K  | ns    |        |
| $\overline{\text{CAS}}$ pulse width                         | tCAS   | 13  | 10K  | 15  | 10K  | 20  | 10K  | ns    |        |
| $\overline{\text{RAS}}$ hold time                           | tRSH   | 18  |      | 20  |      | 25  |      | ns    |        |
| $\overline{\text{CAS}}$ hold time                           | tCSH   | 43  |      | 50  |      | 55  |      | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time         | tRAL   | 30  |      | 35  |      | 40  |      | ns    |        |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time | tCWD   | 35  |      | 37  |      | 44  |      | ns    | 7      |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time | tRWD   | 72  |      | 82  |      | 94  |      | ns    | 7      |
| Column address to $\overline{\text{W}}$ delay time          | tAWD   | 47  |      | 52  |      | 59  |      | ns    | 7      |
| Hyper Page cycle time                                       | tHPC   | 25  |      | 30  |      | 35  |      | ns    | 16     |
| Hyper page read-modify-write cycle time                     | tHPRWC | 53  |      | 61  |      | 76  |      | ns    | 16     |
| $\overline{\text{RAS}}$ pulse width (Hyper page cycle)      | tRASP  | 55  | 200K | 65  | 200K | 75  | 200K | ns    |        |
| Access time form $\overline{\text{CAS}}$ precharge          | tCPA   |     | 33   |     | 40   |     | 45   | ns    | 3      |
| $\overline{\text{OE}}$ access time                          | tOEA   |     | 18   |     | 20   |     | 25   | ns    |        |
| $\overline{\text{OE}}$ to data delay                        | tOED   | 18  |      | 20  |      | 25  |      | ns    |        |
| $\overline{\text{OE}}$ command hold time                    | tOEH   | 18  |      | 20  |      | 25  |      | ns    |        |

2

## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 1 TTL load and 100pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$  is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13.  $t_{CEZ}(\max)$ ,  $t_{REZ}(\max)$ ,  $t_{WEZ}(\max)$  and  $t_{OEZ}(\max)$  define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. For all of the refresh mode except the distributed  $\overline{CAS}$ -before- $\overline{RAS}$  refresh mode, 4096(8192) cycles of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.
15. If  $\overline{RAS}$  goes high before  $\overline{CAS}$  high going, the open circuit condition of the output is achieved by  $\overline{CAS}$  high going. If  $\overline{CAS}$  goes high before  $\overline{RAS}$  high going, the open circuit condition of the output is achieved by  $\overline{RAS}$  high going.
16.  $t_{ASC} \geq 6$  ns, Assume  $t_T = 2.0$  ns
17. It can get less  $\overline{CAS}$ -before- $\overline{RAS}$  current loss if  $t_{CHR} \geq t_{RAS}$  or  $\overline{CAS} \leq 0.2V$  at  $\overline{CAS}$ -before- $\overline{RAS}$  refresh mode.

*8M x 8 Bit CMOS Dynamic RAM with Fast Page Mode*

**DESCRIPTION**

This is a family of 8,388,608 x 8 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time(-5, -6, or -7), package type(SOJ or TSOP-II) are optional features of this family. All of this family have **CAS-before-RAS** refresh, **RAS** only refresh and Hidden refresh capabilities. This 8Mx8 Fast Page mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.



**FEATURES**

- Part Identification
  - KM48C8000A(5V, 8K Ref.)
  - KM48C8100A(5V, 4K Ref.)

- Active Power Dissipation

Unit : mW

| Speed | 8K  | 4K  |
|-------|-----|-----|
| -5    | 550 | 825 |
| -6    | 495 | 770 |
| -7    | 440 | 715 |

- Fast Page Mode operation
- **CAS-before-RAS** refresh capability
- **RAS** only and Hidden refresh capability
- Fast parallel test mode capability
- TTL(5V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- 5V±10% power supply

- Refresh cycles


| Part NO.    | Refresh cycle | Refresh time |
|-------------|---------------|--------------|
|             |               | Normal       |
| KM48C8000A* | 8K            | 64ms         |
| KM48C8100A  | 4K            |              |

\* Access mode & **RAS** only refresh mode : 8K cycle/64ms  
**CAS-before-RAS** & Hidden refresh mode : 4K cycle/64ms

- Performance range:

| Speed | tRAC | tCAC | tRC   | tPC  |
|-------|------|------|-------|------|
| -5    | 50ns | 13ns | 90ns  | 35ns |
| -6    | 60ns | 15ns | 110ns | 40ns |
| -7    | 70ns | 20ns | 130ns | 45ns |


**FUNCTIONAL BLOCK DIAGRAM**



**SAMSUNG ELECTRONIC CO., LTD.** reserves the right to change products and specifications without notice.


PIN CONFIGURATION (Top Views)

• KM48C80(1)00AK



(K: 400mil SOJ)

• KM48C80(1)00AS



(S: 400mil TSOP(II))

\*(N.C) : N.C for 4K Refresh product

| Pin Name | Pin Function               |
|----------|----------------------------|
| A0 - A12 | Address Inputs(8K Product) |
| A0 - A11 | Address Inputs(4K Product) |
| DQ0 - 7  | Data In/Out                |
| Vss      | Ground                     |
| RAS      | Row Address Strobe         |
| CAS      | Column Address Strobe      |
| W        | Read/Write Input           |
| OE       | Data Outputs Enable        |
| Vcc      | Power(+5.0V)               |
| N.C      | No Connection              |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                            | Rating      | Units |
|---|-----------------------------------|-------------|-------|
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> ,V <sub>OUT</sub> | -1 to +7.0  | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                   | -1 to +7.0  | V     |
| Storage Temperature   | T <sub>stg</sub>                  | -55 to +150 | °C    |
| Power Dissipation   | P <sub>D</sub>                    | 1           | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                   | 50          | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | Min    | Typ | Max                | Unit |
|--------------------|-----------------|--------|-----|--------------------|------|
| Supply Voltage     | V <sub>CC</sub> | 4.5    | 5.0 | 5.5                | V    |
| Ground             | V <sub>SS</sub> | 0      | 0   | 0                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.4    | -   | V <sub>CC</sub> *1 | V    |
| Input Low Voltage  | V <sub>IL</sub> | -1.0*2 | -   | 0.8                | V    |

\*1 : V<sub>CC</sub>+2.0V at pulse width ≤ 20ns which is measured at V<sub>CC</sub>

\*2 : -2.0V at pulse width ≤ 20ns which is measured at V<sub>SS</sub>

**DC AND OPERATING CHARACTERISTICS** (Recommended operating conditions unless otherwise noted.)

| Parameter   | Symbol            | Min | Max | Units |
|---|-------------------|-----|-----|-------|
| Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
| Output Leakage Current (Data out is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
| Output High Voltage Level(I <sub>OH</sub> =-5mA)  | V <sub>OH</sub>   | 2.4 | -   | V     |
| Output Low Voltage Level(I <sub>OL</sub> =4.2mA)  | V <sub>OL</sub>   | -   | 0.4 | V     |

DC AND OPERATING CHARACTERISTICS (Continued.)

| Symbol           | Power      | Speed      | Max        |            | Units |
|------------------|------------|------------|------------|------------|-------|
|                  |            |            | KM48C8000A | KM44C8100A |       |
| I <sub>CC1</sub> | Don't care | -5         | 100        | 150        | mA    |
|                  |            | -6         | 90         | 140        | mA    |
|                  |            | -7         | 80         | 130        | mA    |
| I <sub>CC2</sub> | Normal     | Don't care | 2          | 2          | mA    |
| I <sub>CC3</sub> | Don't care | -5         | 100        | 150        | mA    |
|                  |            | -6         | 90         | 140        | mA    |
|                  |            | -7         | 80         | 130        | mA    |
| I <sub>CC4</sub> | Don't care | -5         | 70         | 80         | mA    |
|                  |            | -6         | 60         | 70         | mA    |
|                  |            | -7         | 55         | 65         | mA    |
| I <sub>CC5</sub> | Normal     | Don't care | 1          | 1          | mA    |
| I <sub>CC6</sub> | Don't care | -5         | 150        | 150        | mA    |
|                  |            | -6         | 140        | 140        | mA    |
|                  |            | -7         | 130        | 130        | mA    |

I<sub>CC1</sub>\* : Operating Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -only Refresh Current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Fast Page Mode Current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @t<sub>PC</sub>=min.)

I<sub>CC5</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one fast page mode cycle time t<sub>PC</sub>.



CAPACITANCE (T<sub>A</sub>=25°C, f=1MHz)

| Parameter  | Symbol           | Min | Max | Unit |
|--|------------------|-----|-----|------|
| Input capacitance [A0 - A12]   | C <sub>IN1</sub> | -   | 5   | pF   |
| Input capacitance [ <b>RAS</b> , <b>CAS</b> , <b>W</b> , <b>OE</b> ] | C <sub>IN2</sub> | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ7]                                       | C <sub>DO</sub>  | -   | 7   | pF   |

AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, See note 2)

Test condition : V<sub>CC</sub>=5.0V±10%, V<sub>ih</sub>/V<sub>il</sub>=2.4/0.8V, V<sub>oh</sub>/V<sub>ol</sub>=2.4/0.4V

| Parameter                                       | Symbol           | - 5 |     | - 6 |     | - 7 |     | Units | Notes  |
|---|------------------|-----|-----|-----|-----|-----|-----|-------|--------|
|   |                  | Min | Max | Min | Max | Min | Max |       |        |
| Random read or write cycle time                 | t <sub>RC</sub>  | 90  |     | 110 |     | 130 |     | ns    |        |
| Read-modify-write cycle time                    | t <sub>RWC</sub> | 133 |     | 155 |     | 185 |     | ns    |        |
| Access time from <b>RAS</b>                     | t <sub>RAC</sub> |     | 50  |     | 60  |     | 70  | ns    | 3,4,10 |
| Access time from <b>CAS</b>                     | t <sub>CAC</sub> |     | 13  |     | 15  |     | 20  | ns    | 3,4,5  |
| Access time from column address                 | t <sub>AA</sub>  |     | 25  |     | 30  |     | 35  | ns    | 3,10   |
| <b>CAS</b> to output in Low-Z                   | t <sub>CLZ</sub> | 0   |     | 0   |     | 0   |     | ns    | 3      |
| Output buffer turn-off delay                    | t <sub>OFF</sub> | 0   | 13  | 0   | 15  | 0   | 20  | ns    | 6      |
| Transition time (rise and fall)                 | t <sub>T</sub>   | 3   | 50  | 3   | 50  | 3   | 50  | ns    | 2      |
| <b>RAS</b> precharge time                       | t <sub>RP</sub>  | 30  |     | 40  |     | 50  |     | ns    |        |
| <b>RAS</b> pulse width                          | t <sub>RAS</sub> | 50  | 10K | 60  | 10K | 70  | 10K | ns    |        |
| <b>RAS</b> hold time                            | t <sub>RSH</sub> | 13  |     | 15  |     | 20  |     | ns    |        |
| <b>CAS</b> hold time                            | t <sub>CSH</sub> | 50  |     | 60  |     | 70  |     | ns    |        |
| <b>CAS</b> pulse width                          | t <sub>CAS</sub> | 13  | 10K | 15  | 10K | 20  | 10K | ns    |        |
| <b>RAS</b> to <b>CAS</b> delay time             | t <sub>RCD</sub> | 20  | 37  | 20  | 45  | 20  | 50  | ns    | 4      |
| <b>RAS</b> to column address delay time         | t <sub>RAD</sub> | 15  | 25  | 15  | 30  | 15  | 35  | ns    | 10     |
| <b>CAS</b> to <b>RAS</b> precharge time         | t <sub>CRP</sub> | 5   |     | 5   |     | 5   |     | ns    |        |
| Row address set-up time                         | t <sub>ASR</sub> | 0   |     | 0   |     | 0   |     | ns    |        |
| Row address hold time                           | t <sub>RAH</sub> | 10  |     | 10  |     | 10  |     | ns    |        |
| Column address set-up time                      | t <sub>ASC</sub> | 0   |     | 0   |     | 0   |     | ns    |        |
| Column address hold time                        | t <sub>CAH</sub> | 10  |     | 10  |     | 15  |     | ns    |        |
| Column address to <b>RAS</b> lead time          | t <sub>RAL</sub> | 25  |     | 30  |     | 35  |     | ns    |        |
| Read command set-up time                        | t <sub>RCS</sub> | 0   |     | 0   |     | 0   |     | ns    |        |
| Read command hold time referenced to <b>CAS</b> | t <sub>RCH</sub> | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Read command hold time referenced to <b>RAS</b> | t <sub>RRH</sub> | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Write command hold time                         | t <sub>WCH</sub> | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command pulse width                       | t <sub>WP</sub>  | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command to <b>RAS</b> lead time           | t <sub>RWL</sub> | 15  |     | 15  |     | 20  |     | ns    |        |
| Write command to <b>CAS</b> lead time           | t <sub>CWL</sub> | 13  |     | 15  |     | 20  |     | ns    |        |

2

AC CHARACTERISTICS (Continued)

| Parameter                                   | Symbol | - 5 |      | - 6 |      | - 7 |      | Units | Notes |
|---|--------|-----|------|-----|------|-----|------|-------|-------|
|   |        | Min | Max  | Min | Max  | Min | Max  |       |       |
| Data set-up time                            | tDS    | 0   |      | 0   |      | 0   |      | ns    | 9     |
| Data hold time                              | tDH    | 10  |      | 10  |      | 15  |      | ns    | 9     |
| Refresh period(4K/8K, Normal)               | tREF   |     | 64   |     | 64   |     | 64   | ms    |       |
| Write command set-up time                   | tWCS   | 0   |      | 0   |      | 0   |      | ns    | 7     |
| CAS to W delay time                         | tCWD   | 36  |      | 40  |      | 50  |      | ns    | 7     |
| RAS to W delay time                         | tRWD   | 73  |      | 85  |      | 100 |      | ns    | 7     |
| Column address to W delay time              | tAWD   | 48  |      | 55  |      | 65  |      | ns    | 7     |
| CAS precharge to W delay time               | tCPWD  | 53  |      | 60  |      | 70  |      | ns    |       |
| CAS set-up time (CAS-before-RAS refresh)    | tCSR   | 10  |      | 10  |      | 10  |      | ns    |       |
| CAS hold time (CAS-before-RAS refresh)      | tCHR   | 10  |      | 10  |      | 15  |      | ns    | 13    |
| RAS to CAS precharge time                   | tRPC   | 5   |      | 5   |      | 5   |      | ns    |       |
| CAS precharge time(CBF counter test cycle)  | tCPT   | 20  |      | 20  |      | 30  |      | ns    |       |
| Access time from CAS precharge              | tCPA   |     | 30   |     | 35   |     | 40   | ns    | 3     |
| Fast Page mode cycle time                   | tPC    | 35  |      | 40  |      | 45  |      | ns    |       |
| Fast Page mode read-modify-write cycle time | tPRWC  | 76  |      | 85  |      | 100 |      | ns    |       |
| CAS precharge time (Fast page cycle)        | tCP    | 10  |      | 10  |      | 10  |      | ns    |       |
| RAS pulse width (Fast page cycle)           | tRASP  | 50  | 200K | 60  | 200K | 70  | 200K | ns    |       |
| RAS hold time from CAS precharge            | tRHCP  | 30  |      | 35  |      | 40  |      | ns    |       |
| OE access time                              | tOEA   |     | 13   |     | 15   |     | 20   | ns    |       |
| OE to data delay                            | tOED   | 13  |      | 15  |      | 20  |      | ns    |       |
| Output buffer turn off delay time from OE   | tOEZ   | 0   | 13   | 0   | 15   | 0   | 20   | ns    | 6     |
| OE command hold time                        | tOEH   | 13  |      | 15  |      | 20  |      | ns    |       |
| Write command set-up time(Test mode in)     | tWTS   | 10  |      | 10  |      | 10  |      | ns    | 11    |
| Write command hold time(Test mode in)       | tWTH   | 15  |      | 15  |      | 15  |      | ns    | 11    |
| W to RAS precharge time(C-B-R refresh)      | tWRP   | 10  |      | 10  |      | 10  |      | ns    |       |
| W to RAS hold time(C-B-R refresh)           | tWRH   | 10  |      | 10  |      | 10  |      | ns    |       |

TEST MODE CYCLE

(Note. 11)

| Parameter                                   | Symbol            | -5  |      | -6  |      | -7  |      | Units | Notes     |
|---|-------------------|-----|------|-----|------|-----|------|-------|-----------|
|   |                   | Min | Max  | Min | Max  | Min | Max  |       |           |
| Random read or write cycle time             | tRC               | 95  |      | 115 |      | 135 |      | ns    |           |
| Read-modify-write cycle time                | tRWC              | 138 |      | 160 |      | 190 |      | ns    |           |
| Access time from <b>RAS</b>                 | tRAC              |     | 55   |     | 65   |     | 75   | ns    | 3,4,10,12 |
| Access time from <b>CAS</b>                 | tCAC              |     | 18   |     | 20   |     | 25   | ns    | 3,4,5,12  |
| Access time from column address             | tAA               |     | 30   |     | 35   |     | 40   | ns    | 3,10,12   |
| <b>RAS</b> pulse width                      | tRAS              | 55  | 10K  | 65  | 10K  | 75  | 10K  | ns    |           |
| <b>CAS</b> pulse width                      | tCAS              | 18  | 10K  | 20  | 10K  | 25  | 10K  | ns    |           |
| <b>RAS</b> hold time                        | tRSH              | 18  |      | 20  |      | 25  |      | ns    |           |
| <b>CAS</b> hold time                        | tCSH              | 55  |      | 65  |      | 75  |      | ns    |           |
| Column address to <b>RAS</b> lead time      | tRAL              | 30  |      | 35  |      | 40  |      | ns    |           |
| <b>CAS</b> to <b>W</b> delay time           | tCWD              | 41  |      | 45  |      | 55  |      | ns    | 7         |
| <b>RAS</b> to <b>W</b> delay time           | tRWD              | 78  |      | 90  |      | 105 |      | ns    | 7         |
| Column address to <b>W</b> delay time       | tAWD              | 53  |      | 60  |      | 70  |      | ns    | 7         |
| Fast Page mode cycle time                   | tPC               | 40  |      | 45  |      | 50  |      | ns    |           |
| Fast page mode read-modify-write cycle time | tPRWC             | 81  |      | 90  |      | 105 |      | ns    |           |
| <b>RAS</b> pulse width (Fast page cycle)    | tRAS <sub>P</sub> | 55  | 200K | 65  | 200K | 75  | 200K | ns    |           |
| Access time form <b>CAS</b> precharge       | tCPA              |     | 35   |     | 40   |     | 45   | ns    | 3         |
| <b>OE</b> access time                       | tOEA              |     | 18   |     | 20   |     | 25   | ns    |           |
| <b>OE</b> to data delay                     | tOED              | 18  |      | 20  |      | 25  |      | ns    |           |
| <b>OE</b> command hold time                 | tOEH              | 18  |      | 20  |      | 25  |      | ns    |           |


2

## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2TTL loads and 100pF
4. Operation within the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
6.  $t_{OFF}(\text{max})$  and  $t_{OEZ}(\text{max})$  define the time at which the output achieves the open circuit condition and are not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$ ,  $t_{RWD} \geq t_{RWD}(\text{min})$  and  $t_{AWD} \geq t_{AWD}(\text{min})$ , then the cycle is a read- modify -write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled by  $t_{AA}$ .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$ ,  $t_{OEA}$ , and  $t_{CPA}$  is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. It can get less  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  current loss if  $t_{CHR} \geq t_{RAS}$  or  $\overline{\text{CAS}} \leq 0.2V$  at  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh mode.



PIN CONFIGURATION (Top Views)



\*(N.C) : N.C for 4K Refresh product

| Pin Name | Pin Function               |
|----------|----------------------------|
| A0 - A12 | Address Inputs(8K Product) |
| A0 - A11 | Address Inputs(4K Product) |
| DQ0 - 7  | Data In/Out                |
| Vss      | Ground                     |
| RAS      | Row Address Strobe         |
| CAS      | Column Address Strobe      |
| W        | Read/Write Input           |
| OE       | Data Outputs Enable        |
| Vcc      | Power(+5.0V)               |
| N.C      | No Connection              |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating      | Units |
|---|------------------------------------|-------------|-------|
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -1 to +7.0  | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -1 to +7.0  | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150 | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1           | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50          | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | Min    | Typ | Max                | Unit |
|--------------------|-----------------|--------|-----|--------------------|------|
| Supply Voltage     | V <sub>CC</sub> | 4.5    | 5.0 | 5.5                | V    |
| Ground             | V <sub>SS</sub> | 0      | 0   | 0                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.4    | -   | V <sub>CC</sub> *1 | V    |
| Input Low Voltage  | V <sub>IL</sub> | -1.0*2 | -   | 0.8                | V    |

\*1 : V<sub>CC</sub>+2.0V at pulse width ≤ 20ns which is measured at V<sub>CC</sub>

\*2 : -2.0V at pulse width ≤ 20ns which is measured at V<sub>SS</sub>

**DC AND OPERATING CHARACTERISTICS** (Recommended operating conditions unless otherwise noted.)

| Parameter  | Symbol            | Min | Max | Units |
|--|-------------------|-----|-----|-------|
| Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
| Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
| Output High Voltage Level(I <sub>OH</sub> =-5mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
| Output Low Voltage Level(I <sub>OL</sub> =4.2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |

## DC AND OPERATING CHARACTERISTICS (Continued.)

| Symbol           | Power      | Speed      | Max        |            | Units |
|------------------|------------|------------|------------|------------|-------|
|                  |            |            | KM48C8000A | KM44C8100A |       |
| I <sub>CC1</sub> | Don't care | -5         | 100        | 150        | mA    |
|                  |            | -6         | 90         | 140        |       |
|                  |            | -7         | 80         | 130        |       |
| I <sub>CC2</sub> | Normal     | Don't care | 2          | 2          | mA    |
| I <sub>CC3</sub> | Don't care | -5         | 100        | 150        | mA    |
|                  |            | -6         | 90         | 140        |       |
|                  |            | -7         | 80         | 130        |       |
| I <sub>CC4</sub> | Don't care | -5         | 110        | 120        | mA    |
|                  |            | -6         | 100        | 110        |       |
|                  |            | -7         | 90         | 100        |       |
| I <sub>CC5</sub> | Normal     | Don't care | 1          | 1          | mA    |
| I <sub>CC6</sub> | Don't care | -5         | 150        | 150        | mA    |
|                  |            | -6         | 140        | 140        |       |
|                  |            | -7         | 130        | 130        |       |

I<sub>CC1</sub>\* : Operating Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -only Refresh Current ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Extended Data Out Mode Current ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$ , Address cycling @t<sub>HPC</sub>=min.)

I<sub>CC5</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Current ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @t<sub>RC</sub>=min.)

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one EDO mode cycle time t<sub>HPC</sub>.



CAPACITANCE( $T_A=25^{\circ}\text{C}$ ,  $f=1\text{MHz}$ )

| Parameter  | Symbol    | Min | Max | Unit |
|--|-----------|-----|-----|------|
| Input capacitance [A0 - A12]   | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{W}}$ , $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ7]   | $C_{DQ}$  | -   | 7   | pF   |

AC CHARACTERISTICS ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , See note 2)

Test condition :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

| Parameter   | Symbol | - 5 |     | - 6 |     | - 7 |     | Units | Notes  |
|---|--------|-----|-----|-----|-----|-----|-----|-------|--------|
|   |        | Min | Max | Min | Max | Min | Max |       |        |
| Random read or write cycle time                                   | tRC    | 84  |     | 104 |     | 124 |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 116 |     | 138 |     | 165 |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |     | 50  |     | 60  |     | 70  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |     | 13  |     | 15  |     | 20  | ns    | 3,4,5  |
| Access time from column address                                   | tAA    |     | 25  |     | 30  |     | 35  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 3   |     | 3   |     | 3   |     | ns    | 3      |
| Output buffer turn-off delay from $\overline{\text{CAS}}$         | tCEZ   | 3   | 13  | 3   | 13  | 3   | 15  | ns    | 6,13   |
| $\overline{\text{OE}}$ to output in Low-Z                         | tOLZ   | 3   |     | 3   |     | 3   |     | ns    | 3      |
| Transition time (rise and fall)                                   | tT     | 2   | 50  | 2   | 50  | 2   | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30  |     | 40  |     | 50  |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50  | 10K | 60  | 10K | 70  | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 13  |     | 15  |     | 20  |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 38  |     | 45  |     | 50  |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 8   | 10K | 10  | 10K | 15  | 10K | ns    | 14     |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20  | 37  | 20  | 45  | 20  | 50  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15  | 25  | 15  | 30  | 15  | 35  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5   |     | 5   |     | 5   |     | ns    |        |
| Row address set-up time   | tASR   | 0   |     | 0   |     | 0   |     | ns    |        |
| Row address hold time   | tRAH   | 10  |     | 10  |     | 10  |     | ns    |        |
| Column address set-up time  | tASC   | 0   |     | 0   |     | 0   |     | ns    |        |
| Column address hold time  | tCAH   | 8   |     | 10  |     | 15  |     | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25  |     | 30  |     | 35  |     | ns    |        |
| Read command set-up time  | tRCS   | 0   |     | 0   |     | 0   |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Write command hold time   | tWCH   | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command pulse width   | tWP    | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 13  |     | 15  |     | 20  |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 8   |     | 10  |     | 15  |     | ns    |        |

2

## AC CHARACTERISTICS (Continued)

| Parameter   | Symbol | - 5 |      | - 6 |      | - 7 |      | Units | Notes |
|---|--------|-----|------|-----|------|-----|------|-------|-------|
|   |        | Min | Max  | Min | Max  | Min | Max  |       |       |
| Data set-up time  | tDS    | 0   |      | 0   |      | 0   |      | ns    | 9     |
| Data hold time  | tDH    | 8   |      | 10  |      | 15  |      | ns    | 9     |
| Refresh period(4k/8K, Normal)   | tREF   |     | 64   |     | 64   |     | 64   | ms    |       |
| Write command set-up time   | tWCS   | 0   |      | 0   |      | 0   |      | ns    | 7     |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time   | tCWD   | 30  |      | 32  |      | 39  |      | ns    | 7     |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time   | tRWD   | 67  |      | 77  |      | 89  |      | ns    | 7     |
| Column address to $\overline{\text{W}}$ delay time  | tAWD   | 42  |      | 47  |      | 54  |      | ns    | 7     |
| $\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh) | tCSR   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)   | tCHR   | 10  |      | 10  |      | 15  |      | ns    | 16    |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time                                       | tRPC   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time(CBR counter test cycle)  | tCPT   | 20  |      | 20  |      | 30  |      | ns    |       |
| Access time from $\overline{\text{CAS}}$ precharge  | tCPA   |     | 28   |     | 35   |     | 40   | ns    | 3     |
| Hyper Page cycle time   | tHPC   | 20  |      | 25  |      | 30  |      | ns    | 15    |
| Hyper Page read-modify-write cycle time   | tHPRWC | 47  |      | 56  |      | 71  |      | ns    | 15    |
| $\overline{\text{CAS}}$ precharge time (Hyper page cycle)   | tCP    | 8   |      | 10  |      | 10  |      | ns    |       |
| $\overline{\text{RAS}}$ pulse width (Hyper page cycle)  | tRASP  | 50  | 200K | 60  | 200K | 70  | 200K | ns    |       |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge                                | tRHCP  | 30  |      | 35  |      | 40  |      | ns    |       |
| $\overline{\text{OE}}$ access time  | tOEA   |     | 13   |     | 15   |     | 20   | ns    |       |
| $\overline{\text{OE}}$ to data delay  | tOED   | 13  |      | 13  |      | 15  |      | ns    |       |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time                                   | tCPWD  | 45  |      | 54  |      | 64  |      | ns    |       |
| Out put buffer turn off delay time from $\overline{\text{OE}}$  | tOEZ   | 3   | 13   | 3   | 13   | 3   | 15   | ns    | 6,13  |
| $\overline{\text{OE}}$ command hold time  | tOEH   | 13  |      | 15  |      | 20  |      | ns    |       |
| Write command set-up time(Test mode in)   | tWTS   | 10  |      | 10  |      | 10  |      | ns    | 11    |
| Write command hold time(Test mode in)   | tWTH   | 10  |      | 10  |      | 10  |      | ns    | 11    |
| $\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time(C-B-R refresh)                          | tWRP   | 10  |      | 10  |      | 10  |      | ns    |       |
| $\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time(C-B-R refresh)                               | tWRH   | 10  |      | 10  |      | 10  |      | ns    |       |
| Output data hold time   | tDOH   | 5   |      | 5   |      | 5   |      | ns    |       |
| Output buffer turn off delay from $\overline{\text{RAS}}$   | tREZ   | 3   | 13   | 3   | 15   | 3   | 20   | ns    | 6,13  |
| Output buffer turn off delay from $\overline{\text{W}}$   | tWEZ   | 3   | 13   | 3   | 15   | 3   | 20   | ns    | 6,13  |
| $\overline{\text{W}}$ to data delay   | tWED   | 15  |      | 15  |      | 20  |      | ns    |       |
| $\overline{\text{OE}}$ to $\overline{\text{CAS}}$ hold time   | tOCH   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$   | tCHO   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{\text{OE}}$ precharge time   | tOEP   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{\text{W}}$ pulth width(Hyper Page Cycle)   | tWPE   | 5   |      | 5   |      | 5   |      | ns    |       |

TEST MODE CYCLE

(Note. 11)

| Parameter   | Symbol | -5  |      | -6  |      | -7  |      | Units | Notes  |
|---|--------|-----|------|-----|------|-----|------|-------|--------|
|   |        | Min | Max  | Min | Max  | Min | Max  |       |        |
| Random read or write cycle time                             | tRC    | 89  |      | 109 |      | 129 |      | ns    |        |
| Read-modify-write cycle time                                | tRWC   | 121 |      | 145 |      | 175 |      | ns    |        |
| Access time from $\overline{\text{RAS}}$                    | tRAC   |     | 55   |     | 65   |     | 75   | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                    | tCAC   |     | 18   |     | 20   |     | 25   | ns    | 3,4,5  |
| Access time from column address                             | tAA    |     | 30   |     | 35   |     | 40   | ns    | 3,10   |
| $\overline{\text{RAS}}$ pulse width                         | tRAS   | 55  | 10K  | 65  | 10K  | 75  | 10K  | ns    |        |
| $\overline{\text{CAS}}$ pulse width                         | tCAS   | 13  | 10K  | 15  | 10K  | 20  | 10K  | ns    |        |
| $\overline{\text{RAS}}$ hold time                           | tRSH   | 18  |      | 20  |      | 25  |      | ns    |        |
| $\overline{\text{CAS}}$ hold time                           | tCSH   | 43  |      | 50  |      | 55  |      | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time         | tRAL   | 30  |      | 35  |      | 40  |      | ns    |        |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time | tCWD   | 35  |      | 37  |      | 44  |      | ns    | 7      |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time | tRWD   | 72  |      | 82  |      | 94  |      | ns    | 7      |
| Column address to $\overline{\text{W}}$ delay time          | tAWD   | 47  |      | 52  |      | 59  |      | ns    | 7      |
| Hyper Page cycle time                                       | tHPC   | 25  |      | 30  |      | 35  |      | ns    | 15     |
| Hyper page read-modify-write cycle time                     | tHPRWC | 53  |      | 61  |      | 76  |      | ns    | 15     |
| $\overline{\text{RAS}}$ pulse width (Hyper page cycle)      | tRASP  | 55  | 200K | 65  | 200K | 75  | 200K | ns    |        |
| Access time form $\overline{\text{CAS}}$ precharge          | tCPA   |     | 33   |     | 40   |     | 45   | ns    | 3      |
| $\overline{\text{OE}}$ access time                          | tOEA   |     | 18   |     | 20   |     | 25   | ns    |        |
| $\overline{\text{OE}}$ to data delay                        | tOED   | 18  |      | 20  |      | 25  |      | ns    |        |
| $\overline{\text{OE}}$ command hold time                    | tOEH   | 18  |      | 20  |      | 25  |      | ns    |        |

2

## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$ ,  $t_{RWD} \geq t_{RWD}(\text{min})$  and  $t_{AWD} \geq t_{AWD}(\text{min})$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled by  $t_{AA}$ .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$  is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13.  $t_{CEZ}(\text{max})$ ,  $t_{REZ}(\text{max})$ ,  $t_{WEZ}(\text{max})$  and  $t_{OEZ}(\text{max})$  define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. If  $\overline{\text{RAS}}$  goes high before  $\overline{\text{CAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{CAS}}$  high going. If  $\overline{\text{CAS}}$  goes high before  $\overline{\text{RAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{RAS}}$  high going.
15.  $t_{ASC} \geq t_{CP\text{min}}$ , Assume  $t_T = 2.0$  ns
16. It can get less  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  current loss if  $t_{CHR} \geq t_{RAS}$  or  $\overline{\text{CAS}} \leq 0.2V$  at  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh mode.

*4M x 16Bit CMOS Dynamic RAM with Fast Page Mode*

**DESCRIPTION**

This is a family of 4,194,304 x16 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time(-5, -6 or -7) and power consumption(Normal or Low power) are optional features of this family. All of this family have ~~CAS~~-before-~~RAS~~ refresh, ~~RAS~~-only refresh and Hidden refresh capabilities. Further- more, self-refresh operation is available in L- version. This 4Mx16 Fast Page Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.



**FEATURES**

• Part Identification

- KM416V4000A/A-L (3.3V, 8K Ref.)
- KM416V4100A/A-L (3.3V, 4K Ref.)

• Active Power Consumption Unit : mW

| Speed | 8K  | 4K  |
|-------|-----|-----|
| -5    | 396 | 540 |
| -6    | 360 | 504 |
| -7    | 324 | 468 |

- Fast Page Mode operation
- 2 ~~CAS~~ Byte/Word Read/Write operation
- ~~CAS~~-before-~~RAS~~ refresh capability
- ~~RAS~~-only and Hidden refresh capability
- Self-refresh capability(L-ver only)
- LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic TSOP(II) package
- +3.3V±0.3V power supply

• Refresh cycles


| Part NO.     | Refresh cycle | Refresh time |       |
|--------------|---------------|--------------|-------|
|              |               | Normal       | L-ver |
| KM416V4000A* | 8K            | 64ms         | 128ms |
| KM416V4100A  | 4K            |              |       |

- \* Access mode & ~~RAS~~ only refresh mode : 8K cycle/64ms
- ~~CAS~~-before-~~RAS~~ & Hidden refresh mode : 4K cycle/64ms

• Performance range:

| Speed | tRAC | tCAC | tRC   | tPC  |
|-------|------|------|-------|------|
| -5    | 50ns | 13ns | 90ns  | 35ns |
| -6    | 60ns | 15ns | 110ns | 40ns |
| -7    | 70ns | 20ns | 130ns | 45ns |

**FUNCTIONAL BLOCK DIAGRAM**




Note) \*1 : 4K Refresh

**SAMSUNG ELECTRONIC CO., LTD.** reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)

• KM416V40(1)00AS



\* Note : A12 --> 8K Product(KM416V4000A)  
 N.C --> 4K Product(KM416V4100A)

| Pin Name | Pin Function                |
|----------|-----------------------------|
| A0 - A12 | Address Inputs(8K Product)  |
| A0 - A11 | Address Inputs(4K Product)  |
| DQ0 -15  | Data In/Out                 |
| Vss      | Ground                      |
| RAS      | Row Address Strobe          |
| UCAS     | Upper Column Address Strobe |
| LCAS     | Lower Column Address Strobe |
| W        | Read/Write Input            |
| OE       | Data Outputs Enable         |
| VCC      | Power(+3.3V)                |
| N.C      | No Connection               |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter   | Symbol                             | Rating       | Units |
|---|------------------------------------|--------------|-------|
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | mA    |

2

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | Min                | Typ | Max                                | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|------|
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.0                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | V    |

\*1 : V<sub>CC</sub> + 1.3V at pulse width ≤ 15ns which is measured at V<sub>CC</sub>.

\*2 : - 1.3V at pulse width ≤ 15ns which is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS** (Recommended operating conditions unless otherwise noted.)

| Parameter  | Symbol            | Min | Max | Units |
|--|-------------------|-----|-----|-------|
| Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.3V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
| Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
| Output High Voltage Level(I <sub>OH</sub> =-2mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
| Output Low Voltage Level(I <sub>OL</sub> =2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

| Symbol           | Power       | Speed      | Max         |             | Units |
|------------------|-------------|------------|-------------|-------------|-------|
|                  |             |            | KM416V4000A | KM416V4100A |       |
| I <sub>CC1</sub> | Don't care  | -5         | 110         | 150         | mA    |
|                  |             | -6         | 100         | 140         |       |
|                  |             | -7         | 90          | 130         |       |
| I <sub>CC2</sub> | Normal<br>L | Don't care | 1           | 1           | mA    |
|                  |             |            | 1           | 1           |       |
| I <sub>CC3</sub> | Don't care  | -5         | 110         | 150         | mA    |
|                  |             | -6         | 100         | 140         |       |
|                  |             | -6         | 90          | 130         |       |
| I <sub>CC4</sub> | Don't care  | -5         | 90          | 90          | mA    |
|                  |             | -6         | 80          | 80          |       |
|                  |             | -7         | 70          | 70          |       |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 500         | 500         | μA    |
|                  |             |            | 300         | 300         |       |
| I <sub>CC6</sub> | Don't care  | -5         | 150         | 150         | mA    |
|                  |             | -6         | 140         | 140         |       |
|                  |             | -7         | 130         | 130         |       |
| I <sub>CC7</sub> | L           | Don't care | 550         | 550         | μA    |
| I <sub>CC8</sub> | L           | Don't care | 450         | 450         | μA    |

I<sub>CC1</sub>\* : Operating Current ( $\overline{RAS}$ ,  $\overline{UCAS}$ ,  $\overline{LCAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby Current ( $\overline{RAS}=\overline{UCAS}=\overline{LCAS}=W=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -Only Refresh Current ( $\overline{UCAS}=\overline{LCAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Fast Page Mode Current ( $\overline{RAS}=V_{IL}$ ,  $\overline{UCAS}$  or  $\overline{LCAS}$ , Address cycling @t<sub>PC</sub>=min.)

I<sub>CC5</sub> : Standby Current ( $\overline{RAS}=\overline{UCAS}=\overline{LCAS}=W=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh Current ( $\overline{RAS}$ ,  $\overline{UCAS}$  or  $\overline{LCAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V<sub>IH</sub>)=V<sub>CC</sub>-0.2V, Input low voltage(V<sub>IL</sub>)=0.2V,  $\overline{UCAS}$ ,  $\overline{LCAS}$ = 0.2V,

Din = Don't care, T<sub>RC</sub>= 31.25μs, T<sub>RAS</sub>=T<sub>RASmin</sub>~300 ns

I<sub>CC8</sub> : Self Refresh Current

$\overline{RAS}=\overline{UCAS}=\overline{LCAS}=0.2V$ ,  $W=\overline{OE}=A0 \sim A11 = V_{CC}-0.2V$  or 0.2V,

DQ0 ~ DQ15= V<sub>CC</sub>-0.2V, 0.2V or Open

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one fast page mode cycle time t<sub>PC</sub>.





**CAPACITANCE** ( $T_A=25^\circ\text{C}$ ,  $V_{CC}=3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter  | Symbol    | Min | Max | Unit |
|--|-----------|-----|-----|------|
| Input capacitance [A0 - A12]   | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{W}}$ , $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ15]  | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 2)

 Test condition :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{ih}/V_{il}=2.0/0.8\text{V}$ ,  $V_{oh}/V_{ol}=2.0/0.8\text{V}$ 

| Parameter   | Symbol | - 5 |     | - 6 |     | - 7 |     | Units | Notes  |
|---|--------|-----|-----|-----|-----|-----|-----|-------|--------|
|   |        | Min | Max | Min | Max | Min | Max |       |        |
| Random read or write cycle time                                   | tRC    | 90  |     | 110 |     | 130 |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 133 |     | 153 |     | 180 |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |     | 50  |     | 60  |     | 70  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |     | 13  |     | 15  |     | 20  | ns    | 3,4,5  |
| Access time from column address                                   | tAA    |     | 25  |     | 30  |     | 35  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 0   |     | 0   |     | 0   |     | ns    | 3      |
| Output buffer turn-off delay                                      | tOFF   | 0   | 13  | 0   | 13  | 0   | 15  | ns    | 6      |
| Transition time (rise and fall)                                   | tT     | 3   | 50  | 3   | 50  | 3   | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30  |     | 40  |     | 50  |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50  | 10K | 60  | 10K | 70  | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 13  |     | 15  |     | 20  |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 50  |     | 60  |     | 70  |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 13  | 10K | 15  | 10K | 20  | 10K | ns    |        |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20  | 37  | 20  | 45  | 20  | 50  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15  | 25  | 15  | 30  | 15  | 35  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5   |     | 5   |     | 5   |     | ns    |        |
| Row address set-up time   | tASR   | 0   |     | 0   |     | 0   |     | ns    |        |
| Row address hold time   | tRAH   | 10  |     | 10  |     | 10  |     | ns    |        |
| Column address set-up time  | tASC   | 0   |     | 0   |     | 0   |     | ns    | 13     |
| Column address hold time  | tCAH   | 10  |     | 10  |     | 15  |     | ns    | 13     |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25  |     | 30  |     | 35  |     | ns    |        |
| Read command set-up time  | tRCS   | 0   |     | 0   |     | 0   |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Write command hold time   | tWCH   | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command pulse width   | tWP    | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 15  |     | 15  |     | 20  |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 13  |     | 15  |     | 20  |     | ns    | 16     |

## AC CHARACTERISTICS (Continued)

| Parameter                                   | Symbol | - 5 |      | - 6 |      | - 7 |      | Units | Notes |
|---|--------|-----|------|-----|------|-----|------|-------|-------|
|   |        | Min | Max  | Min | Max  | Min | Max  |       |       |
| Data set-up time                            | tDS    | 0   |      | 0   |      | 0   |      | ns    | 9,19  |
| Data hold time                              | tDH    | 10  |      | 10  |      | 15  |      | ns    | 9,19  |
| Refresh period(4K, Normal)                  | tREF   |     | 64   |     | 64   |     | 64   | ms    |       |
| Refresh period(8K, Normal)                  | tREF   |     | 64   |     | 64   |     | 64   | ms    |       |
| Refresh period(L -ver)                      | tREF   |     | 128  |     | 128  |     | 128  | ms    |       |
| Write command set-up time                   | tWCS   | 0   |      | 0   |      | 0   |      | ns    | 7     |
| CAS to W delay time                         | tCWD   | 36  |      | 38  |      | 45  |      | ns    | 7,15  |
| RAS to W delay time                         | tRWD   | 73  |      | 83  |      | 95  |      | ns    | 7     |
| Column address to W delay time              | tAWD   | 48  |      | 53  |      | 60  |      | ns    | 7     |
| CAS precharge to W delay time               | tCPWD  | 53  |      | 60  |      | 70  |      | ns    |       |
| CAS set-up time (CAS-before-RAS refresh)    | tCSR   | 10  |      | 10  |      | 10  |      | ns    | 17    |
| CAS hold time (CAS-before-RAS refresh)      | tCHR   | 10  |      | 10  |      | 15  |      | ns    | 18,21 |
| RAS to CAS precharge time                   | tRPC   | 5   |      | 5   |      | 5   |      | ns    |       |
| CAS precharge time(CBR counter test cycle)  | tCPT   | 20  |      | 20  |      | 30  |      | ns    |       |
| Access time from CAS precharge              | tCPA   |     | 30   |     | 35   |     | 40   | ns    | 3     |
| Fast Page mode cycle time                   | tPC    | 35  |      | 40  |      | 45  |      | ns    |       |
| Fast Page mode read-modify-write cycle time | tPRWC  | 76  |      | 85  |      | 100 |      | ns    |       |
| CAS precharge time (Fast page cycle)        | tCP    | 10  |      | 10  |      | 10  |      | ns    | 14    |
| RAS pulse width (Fast page cycle)           | tRASP  | 50  | 200K | 60  | 200K | 70  | 200K | ns    |       |
| RAS hold time from CAS precharge            | tRHCP  | 30  |      | 35  |      | 40  |      | ns    |       |
| OE access time                              | tOEA   |     | 13   |     | 15   |     | 20   | ns    |       |
| OE to data delay                            | tOED   | 13  |      | 13  |      | 15  |      | ns    |       |
| Output buffer turn off delay time from OE   | tOEZ   | 0   | 13   | 0   | 13   | 0   | 15   | ns    | 6     |
| OE command hold time                        | tOEH   | 13  |      | 15  |      | 20  |      | ns    |       |
| Write command set-up time(Test mode in)     | tWTS   | 10  |      | 10  |      | 10  |      | ns    | 11    |
| Write command hold time(Test mode in)       | tWTH   | 15  |      | 15  |      | 15  |      | ns    | 11    |
| W to RAS precharge time(C-B-R refresh)      | tWRP   | 10  |      | 10  |      | 10  |      | ns    |       |
| W to RAS hold time(C-B-R refresh)           | tWRH   | 10  |      | 10  |      | 10  |      | ns    |       |
| RAS pulse width(C-B-R self refresh)         | tRASS  | 100 |      | 100 |      | 100 |      | us    | 20    |
| RAS precharge time (C-B-R self refresh)     | tRPS   | 90  |      | 110 |      | 130 |      | ns    | 20    |
| CAS hold time (C-B-R self refresh)          | tCHS   | -50 |      | -50 |      | -50 |      | ns    | 20    |

TEST MODE CYCLE

(Note. 11)

| Parameter                                   | Symbol | -5  |      | -6  |      | -7  |      | Units | Notes     |
|---|--------|-----|------|-----|------|-----|------|-------|-----------|
|   |        | Min | Max  | Min | Max  | Min | Max  |       |           |
| Random read or write cycle time             | tRC    | 95  |      | 115 |      | 135 |      | ns    |           |
| Read-modify-write cycle time                | tRWC   | 138 |      | 160 |      | 190 |      | ns    |           |
| Access time from RAS                        | tRAC   |     | 55   |     | 65   |     | 75   | ns    | 3,4,10,12 |
| Access time from CAS                        | tCAC   |     | 18   |     | 20   |     | 25   | ns    | 3,4,5,12  |
| Access time from column address             | tAA    |     | 30   |     | 35   |     | 40   | ns    | 3,10,12   |
| RAS pulse width                             | tRAS   | 55  | 10K  | 65  | 10K  | 75  | 10K  | ns    |           |
| CAS pulse width                             | tCAS   | 18  | 10K  | 20  | 10K  | 25  | 10K  | ns    |           |
| RAS hold time                               | tRSH   | 18  |      | 20  |      | 25  |      | ns    |           |
| CAS hold time                               | tCSH   | 55  |      | 65  |      | 75  |      | ns    |           |
| Column address to RAS lead time             | tRAL   | 30  |      | 35  |      | 40  |      | ns    |           |
| CAS to W delay time                         | tCWD   | 41  |      | 43  |      | 50  |      | ns    | 7         |
| RAS to W delay time                         | tRWD   | 78  |      | 88  |      | 100 |      | ns    | 7         |
| Column address to W delay time              | tAWD   | 53  |      | 58  |      | 65  |      | ns    | 7         |
| Fast Page mode cycle time                   | tPC    | 40  |      | 45  |      | 50  |      | ns    |           |
| Fast page mode read-modify-write cycle time | tPRWC  | 81  |      | 90  |      | 105 |      | ns    |           |
| RAS pulse width (Fast page cycle)           | tRASP  | 55  | 200K | 65  | 200K | 75  | 200K | ns    |           |
| Access time form CAS precharge              | tCPA   |     | 35   |     | 40   |     | 45   | ns    | 3         |
| OE access time                              | tOEA   |     | 18   |     | 20   |     | 25   | ns    |           |
| OE to data delay                            | tOED   | 18  |      | 18  |      | 20  |      | ns    |           |
| OE command hold time                        | tOEH   | 18  |      | 20  |      | 25  |      | ns    |           |

2


NOTES

1. An initial pause of 200μs is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 1TTL load and 100pF
4. Operation within the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
6. This parameter defines the time at which the output achieves the open circuit condition and are not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$ ,  $t_{RWD} \geq t_{RWD}(\text{min})$  and  $t_{AWD} \geq t_{AWD}(\text{min})$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled by  $t_{AA}$ .
11. These specifications are applied in the test mode.


KM416V40(1)00A/A-L Truth Table

| RAS | LCAS | UCAS | W | OE | DQ0 -DQ7 | DQ8 - DQ15 | STATE      |
|-----|------|------|---|----|----------|------------|------------|
| H   | X    | X    | X | X  | Hi-Z     | Hi-Z       | Standby    |
| L   | H    | H    | X | X  | Hi-Z     | Hi-Z       | Refresh    |
| L   | L    | H    | H | L  | DQ-OUT   | Hi-Z       | Byte Read  |
| L   | H    | L    | H | L  | Hi-Z     | DQ-OUT     | Byte Read  |
| L   | L    | L    | H | L  | DQ-OUT   | DQ-OUT     | Word Read  |
| L   | L    | H    | L | H  | DQ-IN    | -          | Byte Write |
| L   | H    | L    | L | H  | -        | DQ-IN      | Byte Write |
| L   | L    | L    | L | H  | DQ-IN    | DQ-IN      | Word Write |
| L   | L    | L    | H | H  | Hi-Z     | Hi-Z       | -          |

12. In test mode read cycle, the value of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$  is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13.  $t_{ASC}$ ,  $t_{CAH}$  are referenced to the earlier  $\overline{CAS}$  falling edge.
14.  $t_{CP}$  is specified from the last  $\overline{CAS}$  rising edge in the previous cycle to the first  $\overline{CAS}$  falling edge in the next cycle.
15.  $t_{CWD}$  is referenced to the later  $\overline{CAS}$  falling edge at word read-modify-write cycle.
16.  $t_{CWL}$  is specified from  $\overline{W}$  falling edge to the earlier  $\overline{CAS}$  rising edge.
17.  $t_{CSR}$  is referenced to earlier  $\overline{CAS}$  falling low before  $\overline{RAS}$  transition low.
18.  $t_{CHR}$  is referenced to the later  $\overline{CAS}$  rising high after  $\overline{RAS}$  transition low.



19.  $t_{DS}$  is specified by the earlier  $\overline{CAS}$  falling edge and  $t_{DH}$  is specified by the later  $\overline{CAS}$  falling edge.



20. For all of the refresh mode except the distributed  $\overline{CAS}$ -before- $\overline{RAS}$  refresh mode, 4096(8192) cycles of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.
21. It can get less  $\overline{CAS}$ -before- $\overline{RAS}$  current loss if  $t_{CHR} \geq t_{RAS}$  or  $\overline{CAS} \leq 0.2V$  at  $\overline{CAS}$ -before- $\overline{RAS}$  refresh mode.

4M x 16Bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 4,194,304 x16 bit Extended Data Out Mode CMOS DRAMs. Extended Data Out Mode offers high speed random access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time(-5, -6 or -7) and power consumption(Normal or Low power) are optional features of this family. All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Further- more, self-refresh operation is available in L- version. This 4Mx16 EDO Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

FEATURES

• Part Identification

- KM416V4004A/A-L (3.3V, 8K Ref.)
- KM416V4104A/A-L (3.3V, 4K Ref.)

• Active Power Consumption Unit : mW

| Speed | 8K  | 4K  |
|-------|-----|-----|
| -5    | 396 | 504 |
| -6    | 360 | 432 |
| -7    | 324 | 396 |

- Extended Data Out Mode operation
- 2  $\overline{\text{CAS}}$  Byte/Word Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability(L-ver only)
- LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic TSOP(II) package
- +3.3V±0.3V power supply

• Refresh cycles


| Part NO.     | Refresh cycle | Refresh time |       |
|--------------|---------------|--------------|-------|
|              |               | Normal       | L-ver |
| KM416V4004A* | 8K            | 64ms         | 128ms |
| KM416V4104A  | 4K            |              |       |

- \* Access mode &  $\overline{\text{RAS}}$  only refresh mode : 8K cycle/64ms  
 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  & Hidden refresh mode : 4K cycle/64ms

• Performance range:

| Speed | tRAC | tCAC | tRC   | tHPC |
|-------|------|------|-------|------|
| -5    | 50ns | 13ns | 84ns  | 20ns |
| -6    | 60ns | 15ns | 104ns | 25ns |
| -7    | 70ns | 20ns | 124ns | 30ns |

FUNCTIONAL BLOCK DIAGRAM




(Note) \*1 : 4K Refresh

SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.



PIN CONFIGURATION (Top Views)

• KM416V40(1)04AS



\* Note : A12 --> 8K Product(KM416V4004A)  
 N.C --> 4K Product(KM416V4104A)

| Pin Name | Pin Function                |
|----------|-----------------------------|
| A0 - A12 | Address Inputs(8K Product)  |
| A0 - A11 | Address Inputs(4K Product)  |
| DQ0 -15  | Data In/Out                 |
| Vss      | Ground                      |
| RAS      | Row Address Strobe          |
| UCAS     | Upper Column Address Strobe |
| LCAS     | Lower Column Address Strobe |
| W        | Read/Write Input            |
| OE       | Data Outputs Enable         |
| VCC      | Power(+3.3V)                |
| N.C      | No Connection               |

2

## ABSOLUTE MAXIMUM RATINGS

| Parameter   | Symbol                             | Rating       | Units |
|---|------------------------------------|--------------|-------|
|   |                                    | 3.3V         |       |
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | V     |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | V     |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | °C    |
| Power Dissipation   | P <sub>D</sub>                     | 1            | W     |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | Min                | Typ | Max                                | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|------|
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.1                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | V    |

\*1 : V<sub>CC</sub>+1.3V at pulse width ≤ 15ns which is measured at V<sub>CC</sub>

\*2 : -1.3V at pulse width ≤ 15ns which is measured at V<sub>SS</sub>

## DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

| Parameter  | Symbol            | Min | Max | Units |
|--|-------------------|-----|-----|-------|
| Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.3V, all other pins not under test=0 volt.) | I <sub>I(L)</sub> | - 5 | 5   | μA    |
| Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )                              | I <sub>O(L)</sub> | - 5 | 5   | μA    |
| Output High Voltage Level(I <sub>OH</sub> =-2mA)   | V <sub>OH</sub>   | 2.4 | -   | V     |
| Output Low Voltage Level(I <sub>OL</sub> =2mA)   | V <sub>OL</sub>   | -   | 0.4 | V     |



DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

| Symbol           | Power       | Speed      | Max         |             | Units |
|------------------|-------------|------------|-------------|-------------|-------|
|                  |             |            | KM416V4004A | KM416V4104A |       |
| I <sub>CC1</sub> | Don't care  | -5         | 110         | 150         | mA    |
|                  |             | -6         | 100         | 140         | mA    |
|                  |             | -7         | 90          | 130         | mA    |
| I <sub>CC2</sub> | Normal<br>L | Don't care | 1           | 1           | mA    |
|                  |             |            | 1           | 1           | mA    |
| I <sub>CC3</sub> | Don't care  | -5         | 110         | 150         | mA    |
|                  |             | -6         | 100         | 140         | mA    |
|                  |             | -6         | 90          | 130         | mA    |
| I <sub>CC4</sub> | Don't care  | -5         | 110         | 120         | mA    |
|                  |             | -6         | 100         | 110         | mA    |
|                  |             | -7         | 90          | 100         | mA    |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 500         | 500         | μA    |
|                  |             |            | 300         | 300         | μA    |
| I <sub>CC6</sub> | Don't care  | -5         | 150         | 150         | mA    |
|                  |             | -6         | 140         | 140         | mA    |
|                  |             | -7         | 130         | 130         | mA    |
| I <sub>CC7</sub> | L           | Don't care | 550         | 550         | μA    |
| I <sub>CC8</sub> | L           | Don't care | 450         | 450         | μA    |

2

I<sub>CC1</sub>\* : Operating Current ( $\overline{RAS}$ ,  $\overline{UCAS}$ ,  $\overline{LCAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC2</sub> : Standby Current ( $\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{IH}$ )

I<sub>CC3</sub>\* :  $\overline{RAS}$ -Only Refresh Current ( $\overline{UCAS}=\overline{LCAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @t<sub>RC</sub>=min.)

I<sub>CC4</sub>\* : Fast Page Mode Current ( $\overline{RAS}=V_{IL}$ ,  $\overline{UCAS}$  or  $\overline{LCAS}$ , Address cycling @t<sub>HPC</sub>=min.)

I<sub>CC5</sub> : Standby Current ( $\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{CC}-0.2V$ )

I<sub>CC6</sub>\* :  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh Current ( $\overline{RAS}$ ,  $\overline{UCAS}$  or  $\overline{LCAS}$  cycling @t<sub>RC</sub>=min.)

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage( $V_{IH}$ )= $V_{CC}-0.2V$ , Input low voltage( $V_{IL}$ )= $0.2V$ ,  $\overline{UCAS}$ ,  $\overline{LCAS}$  =  $0.2V$ ,

Din = Don't care, T<sub>RC</sub> = 31.25μs, T<sub>RAS</sub>=T<sub>RASmin</sub>~300 ns

I<sub>CC8</sub> : Self Refresh Current

$\overline{RAS}=\overline{UCAS}=\overline{LCAS}=V_{IL}$ ,  $\overline{W}=\overline{OE}=A0 \sim A12$  (11)=  $V_{CC}-0.2V$  or  $0.2V$ ,

DQ0 ~ DQ15=  $V_{CC}-0.2V$ ,  $0.2V$  or Open

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one EDO mode cycle time t<sub>HPC</sub>.

**CAPACITANCE**( $T_A=25^{\circ}\text{C}$ ,  $V_{CC}=3.3\text{V}$ ,  $f=1\text{MHz}$ )

| Parameter   | Symbol    | Min | Max | Unit |
|---|-----------|-----|-----|------|
| Input capacitance [A0 - A12]  | $C_{IN1}$ | -   | 5   | pF   |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , W, $\overline{\text{OE}}$ ] | $C_{IN2}$ | -   | 7   | pF   |
| Output Capacitance [DQ0 - DQ15]   | $C_{DQ}$  | -   | 7   | pF   |

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , See note 2)

Test condition :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{IH}/V_{IL}=2.0/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

| Parameter   | Symbol | - 5 |     | - 6 |     | - 7 |     | Units | Notes  |
|---|--------|-----|-----|-----|-----|-----|-----|-------|--------|
|   |        | Min | Max | Min | Max | Min | Max |       |        |
| Random read or write cycle time                                   | tRC    | 84  |     | 104 |     | 124 |     | ns    |        |
| Read-modify-write cycle time                                      | tRWC   | 116 |     | 140 |     | 170 |     | ns    |        |
| Access time from $\overline{\text{RAS}}$                          | tRAC   |     | 50  |     | 60  |     | 70  | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                          | tCAC   |     | 13  |     | 15  |     | 20  | ns    | 3,4,5  |
| Access time from column address                                   | tAA    |     | 25  |     | 30  |     | 35  | ns    | 3,10   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | tCLZ   | 3   |     | 3   |     | 3   |     | ns    | 3      |
| Output buffer turn-off delay from $\overline{\text{CAS}}$         | tCEZ   | 3   | 13  | 3   | 15  | 3   | 20  | ns    | 6      |
| $\overline{\text{OE}}$ to output in Low-Z                         | tOLZ   | 3   |     | 3   |     | 3   |     | ns    | 3      |
| Transition time (rise and fall)                                   | tT     | 2   | 50  | 2   | 50  | 2   | 50  | ns    | 2      |
| $\overline{\text{RAS}}$ precharge time                            | tRP    | 30  |     | 40  |     | 50  |     | ns    |        |
| $\overline{\text{RAS}}$ pulse width                               | tRAS   | 50  | 10K | 60  | 10K | 70  | 10K | ns    |        |
| $\overline{\text{RAS}}$ hold time                                 | tRSH   | 13  |     | 15  |     | 20  |     | ns    |        |
| $\overline{\text{CAS}}$ hold time                                 | tCSH   | 38  |     | 45  |     | 50  |     | ns    |        |
| $\overline{\text{CAS}}$ pulse width                               | tCAS   | 8   | 10K | 10  | 10K | 15  | 10K | ns    | 15     |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | tRCD   | 20  | 37  | 20  | 45  | 20  | 50  | ns    | 4      |
| $\overline{\text{RAS}}$ to column address delay time              | tRAD   | 15  | 25  | 15  | 30  | 15  | 35  | ns    | 10     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP   | 5   |     | 5   |     | 5   |     | ns    |        |
| Row address set-up time   | tASR   | 0   |     | 0   |     | 0   |     | ns    |        |
| Row address hold time   | tRAH   | 10  |     | 10  |     | 10  |     | ns    |        |
| Column address set-up time  | tASC   | 0   |     | 0   |     | 0   |     | ns    | 13     |
| Column address hold time  | tCAH   | 8   |     | 10  |     | 15  |     | ns    | 13     |
| Column address to $\overline{\text{RAS}}$ lead time               | tRAL   | 25  |     | 30  |     | 35  |     | ns    |        |
| Read command set-up time  | tRCS   | 0   |     | 0   |     | 0   |     | ns    |        |
| Read command hold time referenced to $\overline{\text{CAS}}$      | tRCH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Read command hold time referenced to $\overline{\text{RAS}}$      | tRRH   | 0   |     | 0   |     | 0   |     | ns    | 8      |
| Write command hold time   | tWCH   | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command pulse width   | tWP    | 10  |     | 10  |     | 15  |     | ns    |        |
| Write command to $\overline{\text{RAS}}$ lead time                | tRWL   | 13  |     | 15  |     | 20  |     | ns    |        |
| Write command to $\overline{\text{CAS}}$ lead time                | tCWL   | 8   |     | 10  |     | 15  |     | ns    | 16     |

AC CHARACTERISTICS (Continued)

| Parameter  | Symbol | - 5 |      | - 6 |      | - 7 |      | Units | Notes |
|--|--------|-----|------|-----|------|-----|------|-------|-------|
|  |        | Min | Max  | Min | Max  | Min | Max  |       |       |
| Data set-up time   | tDS    | 0   |      | 0   |      | 0   |      | ns    | 9,19  |
| Data hold time   | tDH    | 8   |      | 10  |      | 15  |      | ns    | 9,19  |
| Refresh period(4K, Normal)   | tREF   |     | 64   |     | 64   |     | 64   | ms    |       |
| Refresh period(8K, Normal)   | tREF   |     | 64   |     | 64   |     | 64   | ms    |       |
| Refresh period(L-ver)  | tREF   |     | 128  |     | 128  |     | 128  | ms    |       |
| Write command set-up time  | tWCS   | 0   |      | 0   |      | 0   |      | ns    | 7     |
| $\overline{CAS}$ to $\overline{W}$ delay time                                      | tCWD   | 30  |      | 34  |      | 44  |      | ns    | 7,15  |
| $\overline{RAS}$ to $\overline{W}$ delay time                                      | tRWD   | 67  |      | 79  |      | 94  |      | ns    | 7     |
| Column address to $\overline{W}$ delay time  | tAWD   | 42  |      | 49  |      | 59  |      | ns    | 7     |
| $\overline{CAS}$ set-up time ( $\overline{CAS}$ -before- $\overline{RAS}$ refresh) | tCSR   | 10  |      | 10  |      | 10  |      | ns    | 17    |
| $\overline{CAS}$ hold time ( $\overline{CAS}$ -before- $\overline{RAS}$ refresh)   | tCHR   | 10  |      | 10  |      | 15  |      | ns    | 18,22 |
| $\overline{RAS}$ to $\overline{CAS}$ precharge time                                | tRPC   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{CAS}$ precharge time(CBR counter test cycle)                            | tCPT   | 20  |      | 20  |      | 30  |      | ns    |       |
| Access time from $\overline{CAS}$ precharge  | tCPA   |     | 28   |     | 35   |     | 40   | ns    | 3     |
| Hyper Page cycle time  | tHPC   | 20  |      | 25  |      | 30  |      | ns    | 20    |
| Hyper Page read-modify-write cycle time  | tHPRWC | 47  |      | 56  |      | 71  |      | ns    | 20    |
| $\overline{CAS}$ precharge time (Hyper page cycle)                                 | tCP    | 8   |      | 10  |      | 10  |      | ns    | 14    |
| $\overline{RAS}$ pulse width (Hyper page cycle)                                    | tRASP  | 50  | 200K | 60  | 200K | 70  | 200K | ns    |       |
| $\overline{RAS}$ hold time from $\overline{CAS}$ precharge                         | tRHCP  | 30  |      | 35  |      | 40  |      | ns    |       |
| $\overline{OE}$ access time  | tOEA   |     | 13   |     | 15   |     | 20   | ns    |       |
| $\overline{OE}$ to data delay  | tOED   | 13  |      | 15  |      | 20  |      | ns    |       |
| $\overline{CAS}$ precharge to $\overline{W}$ delay time                            | tCPWD  | 45  |      | 54  |      | 64  |      | ns    |       |
| Out put buffer turn off delay time from $\overline{OE}$                            | tOEZ   | 3   | 13   | 3   | 15   | 3   | 20   | ns    | 6     |
| $\overline{OE}$ command hold time  | tOEH   | 13  |      | 15  |      | 20  |      | ns    |       |
| Write command set-up time(Test mode in)  | tWTS   | 10  |      | 10  |      | 10  |      | ns    | 11    |
| Write command hold time(Test mode in)  | tWTH   | 10  |      | 10  |      | 10  |      | ns    | 11    |
| $\overline{W}$ to $\overline{RAS}$ precharge time(C-B-R refresh)                   | tWRP   | 10  |      | 10  |      | 10  |      | ns    |       |
| $\overline{W}$ to $\overline{RAS}$ hold time(C-B-R refresh)                        | tWRH   | 10  |      | 10  |      | 10  |      | ns    |       |
| Output data hold time  | tDOH   | 5   |      | 5   |      | 5   |      | ns    |       |
| Output buffer turn off delay from $\overline{RAS}$                                 | tREZ   | 3   | 13   | 3   | 15   | 3   | 20   | ns    | 6     |
| Output buffer turn off delay from $\overline{W}$                                   | tWEZ   | 3   | 13   | 3   | 15   | 3   | 20   | ns    | 6     |
| $\overline{W}$ to data delay   | tWED   | 15  |      | 15  |      | 20  |      | ns    |       |
| $\overline{OE}$ to $\overline{CAS}$ hold time                                      | tOCH   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{CAS}$ hold time to $\overline{OE}$                                      | tCHO   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{OE}$ precharge time   | tOEP   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{W}$ pulth width(Hyper Page Cycle)                                       | tWPE   | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{RAS}$ pulse width(C-B-R self refresh)                                   | tRASS  | 100 |      | 100 |      | 100 |      | us    | 21    |
| $\overline{RAS}$ precharge time (C-B-R self refresh)                               | tRPS   | 90  |      | 110 |      | 130 |      | ns    | 21    |
| $\overline{CAS}$ hold time (C-B-R self refresh)                                    | tCHS   | -50 |      | -50 |      | -50 |      | ns    | 21    |

2

## TEST MODE CYCLE

(Note. 11)

| Parameter   | Symbol | -5  |      | -6  |      | -7  |      | Units | Notes  |
|---|--------|-----|------|-----|------|-----|------|-------|--------|
|   |        | Min | Max  | Min | Max  | Min | Max  |       |        |
| Random read or write cycle time                             | tRC    | 89  |      | 109 |      | 129 |      | ns    |        |
| Read-modify-write cycle time                                | tRWC   | 121 |      | 145 |      | 175 |      | ns    |        |
| Access time from $\overline{\text{RAS}}$                    | tRAC   |     | 55   |     | 65   |     | 75   | ns    | 3,4,10 |
| Access time from $\overline{\text{CAS}}$                    | tCAC   |     | 18   |     | 20   |     | 25   | ns    | 3,4,5  |
| Access time from column address                             | tAA    |     | 30   |     | 35   |     | 40   | ns    | 3,10   |
| $\overline{\text{RAS}}$ pulse width                         | tRAS   | 55  | 10K  | 65  | 10K  | 75  | 10K  | ns    |        |
| $\overline{\text{CAS}}$ pulse width                         | tCAS   | 13  | 10K  | 15  | 10K  | 20  | 10K  | ns    |        |
| $\overline{\text{RAS}}$ hold time                           | tRSH   | 18  |      | 20  |      | 25  |      | ns    |        |
| $\overline{\text{CAS}}$ hold time                           | tCSH   | 43  |      | 50  |      | 55  |      | ns    |        |
| Column address to $\overline{\text{RAS}}$ lead time         | tRAL   | 30  |      | 35  |      | 40  |      | ns    |        |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time | tCWD   | 35  |      | 39  |      | 49  |      | ns    | 7      |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time | tRWD   | 72  |      | 84  |      | 99  |      | ns    | 7      |
| Column address to $\overline{\text{W}}$ delay time          | tAWD   | 47  |      | 54  |      | 64  |      | ns    | 7      |
| Hyper Page cycle time                                       | tHPC   | 25  |      | 30  |      | 35  |      | ns    |        |
| Hyper page read-modify-write cycle time                     | tHPRWC | 53  |      | 61  |      | 76  |      | ns    |        |
| $\overline{\text{RAS}}$ pulse width (Hyper page cycle)      | tRASP  | 55  | 200K | 65  | 200K | 75  | 200K | ns    |        |
| Access time form $\overline{\text{CAS}}$ precharge          | tCPA   |     | 33   |     | 40   |     | 45   | ns    | 3      |
| $\overline{\text{OE}}$ access time                          | tOEA   |     | 18   |     | 20   |     | 25   | ns    |        |
| $\overline{\text{OE}}$ to data delay                        | tOED   | 18  |      | 20  |      | 25  |      | ns    |        |
| $\overline{\text{OE}}$ command hold time                    | tOEH   | 18  |      | 20  |      | 25  |      | ns    |        |


## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles before proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 1 TTL load and 100pF.
4. Operation within the  $t_{\text{RCD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
5. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
7.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ ,  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$  and  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
9. This parameter is referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{\text{RAD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled by  $t_{\text{AA}}$ .
11. These specifications are applied in the test mode.


KM416V40(1)04A/A-L Truth Table

| $\overline{\text{RAS}}$ | $\overline{\text{LCAS}}$ | $\overline{\text{UCAS}}$ | $\overline{\text{W}}$ | $\overline{\text{OE}}$ | DQ0 - DQ7 | DQ8 - DQ15 | STATE      |
|-------------------------|--------------------------|--------------------------|-----------------------|------------------------|-----------|------------|------------|
| H                       | X                        | X                        | X                     | X                      | Hi-Z      | Hi-Z       | Standby    |
| L                       | H                        | H                        | X                     | X                      | Hi-Z      | Hi-Z       | Refresh    |
| L                       | L                        | H                        | H                     | L                      | DQ-OUT    | Hi-Z       | Byte Read  |
| L                       | H                        | L                        | H                     | L                      | Hi-Z      | DQ-OUT     | Byte Read  |
| L                       | L                        | L                        | H                     | L                      | DQ-OUT    | DQ-OUT     | Word Read  |
| L                       | L                        | H                        | L                     | H                      | DQ-IN     | -          | Byte Write |
| L                       | H                        | L                        | L                     | H                      | -         | DQ-IN      | Byte Write |
| L                       | L                        | L                        | L                     | H                      | DQ-IN     | DQ-IN      | Word Write |
| L                       | L                        | L                        | H                     | H                      | Hi-Z      | Hi-Z       | -          |

12. In test mode read cycle, the value of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$  is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13.  $t_{ASC}$ ,  $t_{CAH}$  are referenced to the earlier  $\overline{CAS}$  falling edge.
14.  $t_{CP}$  is specified from the last  $\overline{CAS}$  rising edge in the previous cycle to the first  $\overline{CAS}$  falling edge in the next cycle.
15.  $t_{CWD}$  is referenced to the later  $\overline{CAS}$  falling edge at word read-modify-write cycle.
16.  $t_{CWL}$  is specified from  $\overline{W}$  falling edge to the earlier  $\overline{CAS}$  rising edge.
17.  $t_{CSR}$  is referenced to earlier  $\overline{CAS}$  falling low before  $\overline{RAS}$  transition low.
18.  $t_{CHR}$  is referenced to the later  $\overline{CAS}$  rising high after  $\overline{RAS}$  transition low.



19.  $t_{DS}$  is specified by the earlier  $\overline{CAS}$  falling edge and  $t_{DH}$  is specified by the later  $\overline{CAS}$  falling edge.



20.  $t_{ASC} \geq 6 \text{ ns}$ , Assume  $t_T = 2.0 \text{ ns}$
21. For all of the refresh mode except the distributed  $\overline{CAS}$ -before- $\overline{RAS}$  refresh mode, 4096(8192) cycles of burst refresh must be executed immediately before and after self refresh, in order to meet refresh specification.
22. It can get less  $\overline{CAS}$ -before- $\overline{RAS}$  current loss if  $t_{CHR} \geq t_{RAS}$  or  $\overline{CAS} \leq 0.2V$  at  $\overline{CAS}$ -before- $\overline{RAS}$  refresh mode.



# TIMING DIAGRAMS

3

- Fast Page Mode, x1 Device
- Fast Page Mode, x4 and x8 Device
- Fast Page Mode, x16(2CAS) Device
- Fast Page Mode, x16(2WE) Device
- Fast Page Mode, Quad CAS Device
- EDO Mode, x4 and x8 Device
- EDO Mode, x16(2CAS) Device
- EDO Mode, x16(2WE) Device
- EDO Mode, Quad CAS Device






***Fast page Mode, x1 Device***




TIMING DIAGRAM

READ CYCLE




3

WRITE CYCLE ( EARLY WRITE )




READ-WRITE / READ - MODIFY - WRITE CYCLE




3

FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



3

FAST PAGE MODE READ-MODIFY-WRITE CYCLE




 Don't Care



**RAS-ONLY REFRESH CYCLE**


NOTE :  $\bar{W}$ ,  $D_{IN}$  = Don't care  
 $D_{OUT}$  = Open



3


**CAS-BEFORE-RAS REFRESH CYCLE**

NOTE :  $A$  = Don't Care




 Don't Care

HIDDEN REFRESH CYCLE ( READ )



HIDDEN REFRESH CYCLE ( WRITE )


NOTE : D<sub>OUT</sub> = OPEN




 Don't Care

3


**CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE**




**READ CYCLE**



**WRITE CYCLE**




**READ-MODIFY-WRITE**



TEST MODE IN CYCLE


NOTE : D, A = Don't Care



3

~~CAS-BEFORE-RAS~~ SELF REFRESH CYCLE

NOTE : Address = Don't Care






***Fast page Mode, x4 and x8 Device***





TIMING DIAGRAM


READ CYCLE



3


WRITE CYCLE ( EARLY WRITE )

NOTE : D<sub>OUT</sub> = OPEN



WRITE CYCLE ( $\overline{OE}$  CONTROLLED WRITE)


NOTE :  $D_{OUT}$  = OPEN



 Don't Care

3


READ - MODIFY - WRITE CYCLE





**FAST PAGE WRITE CYCLE (EARLY WRITE)**

NOTE : D<sub>OUT</sub> = Open




 Don't Care




**RAS-ONLY REFRESH CYCLE**

NOTE :  $\bar{W}$ ,  $\bar{OE}$ ,  $D_{IN}$  = Don't care  
 $D_{OUT}$  = Open



**$\bar{CAS}$ -BEFORE- $\bar{RAS}$  REFRESH CYCLE**

NOTE :  $\bar{OE}$ , A = Don't Care




 Don't Care



# Fast Page Mode, x4 and x8 Device Timing Diagram CMOS DRAM


## HIDDEN REFRESH CYCLE ( READ )



3

**HIDDEN REFRESH CYCLE ( WRITE )**


NOTE : D<sub>OUT</sub> = OPEN





**TEST MODE IN CYCLE**

NOTE :  $\overline{OE}$ , A = Don't Care




**$\overline{CAS}$ -BEFORE- $\overline{RAS}$  SELF REFRESH CYCLE**

NOTE :  $\overline{W} = V_{IH}$  (1Mx4, 4Mx4, 16Mx4, 2Mx8, 8Mx8)

Don't Care (512Kx8)

$\overline{OE}$ , A = Don't Care




***Fast page Mode, x16(2CAS) Device***



**TIMING DIAGRAM**  
**WORD READ CYCLE**


NOTE : D<sub>IN</sub> = OPEN



3

**TIMING DIAGRAM**  
**LOWER BYTE READ CYCLE**

NOTE :  $D_{IN} = OPEN$




Don't Care



**TIMING DIAGRAM**  
**UPPER BYTE READ CYCLE**


NOTE : D<sub>IN</sub> = OPEN



3


WORD WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN



LOWER BYTE WRITE CYCLE ( EARLY WRITE )


NOTE : D<sub>OUT</sub> = OPEN



3


UPPER BYTE WRITE CYCLE (EARLY WRITE)

NOTE : D<sub>OUT</sub> = OPEN




WORD WRITE CYCLE (OE CONTROLLED WRITE)

NOTE : DOUT = OPEN



LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)


NOTE : D<sub>OUT</sub> = OPEN



Don't Care




WORD READ - MODIFY - WRITE CYCLE





LOWER-BYTE READ - MODIFY - WRITE CYCLE



3











**FAST PAGE MODE WORD WRITE CYCLE (EARLY WRITE)**

NOTE : D<sub>OUT</sub> = Open



FAST PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)

NOTE : D<sub>OUT</sub> = Open



3


Don't Care







FAST PAGE MODE LOWER-BYTE-READ-MODIFY-WRITE CYCLE




 Don't Care




**RAS-ONLY REFRESH CYCLE**


NOTE :  $\bar{W}$ ,  $\bar{OE}$ ,  $D_{IN}$  = Don't care  
 $D_{OUT}$  = Open



**CAS-BEFORE-RAS REFRESH CYCLE**


NOTE :  $\bar{W}$ ,  $\bar{OE}$ , A = Don't Care



 Don't Care


$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  SELF REFRESH CYCLE

NOTE :  $\overline{\text{W}}$ ,  $\overline{\text{OE}}$ , A = Don't Care




3

HIDDEN REFRESH CYCLE ( READ )




HIDDEN REFRESH CYCLE (WRITE)

NOTE : D<sub>OUT</sub> = OPEN




3


CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE




READ CYCLE



WRITE CYCLE



READ-MODIFY-WRITE



VALID DATA-OUT VALID DATA-IN Don't Care




***Fast page Mode, x16(2WE) Device***



**TIMING DIAGRAM**

**READ CYCLE**


NOTE : D<sub>IN</sub> = OPEN



3


WORD WRITE CYCLE ( EARLY WRITE )


NOTE : D<sub>OUT</sub> = OPEN



LOWER BYTE WRITE CYCLE (EARLY WRITE)

NOTE : D<sub>OUT</sub> = OPEN




 Don't Care

3


UPPER BYTE WRITE CYCLE (EARLY WRITE)


NOTE : D<sub>OUT</sub> = OPEN



WORD WRITE CYCLE ( $\overline{OE}$  CONTROLLED WRITE)

NOTE : DOUT = OPEN





 Don't Care

3

LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)

NOTE : DOUT = OPEN




 Don't Care




UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)

NOTE : D<sub>OUT</sub> = OPEN




3

WORD READ - MODIFY - WRITE CYCLE




LOWER-BYTE READ - MODIFY - WRITE CYCLE




3

UPPER-BYTE READ - MODIFY - WRITE CYCLE



Don't Care


FAST PAGE MODE READ CYCLE



3


FAST PAGE MODE WORD WRITE CYCLE (EARLY WRITE)

NOTE : D<sub>OUT</sub> = Open



FAST PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)


NOTE : D<sub>OUT</sub> = Open




3

FAST PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)

NOTE : Dout = Open




 Don't Care






FAST PAGE MODE UPPER-BYTE-READ-MODIFY-WRITE CYCLE




FAST PAGE MODE LOWER-BYTE-READ-MODIFY-WRITE CYCLE



3


**RAS-ONLY REFRESH CYCLE**

NOTE :  $\bar{W}$ ,  $\bar{OE}$ ,  $D_{IN}$  = Don't care  
 $D_{OUT}$  = Open




**CAS-BEFORE-RAS REFRESH CYCLE**


NOTE :  $\bar{W}$ ,  $\bar{OE}$ , A = Don't Care




**CAS-BEFORE-RAS SELF REFRESH CYCLE**

NOTE :  $\bar{W}$ ,  $\bar{OE}$ , A = Don't Care



 Don't Care


HIDDEN REFRESH CYCLE ( READ )




3


HIDDEN REFRESH CYCLE ( WRITE )

NOTE : D<sub>OUT</sub> = OPEN



 Don't Care

CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE



3






***Fast page Mode, Quad CAS Device***



TIMING DIAGRAM

READ CYCLE

NOTE : D<sub>IN</sub> = OPEN




 Don't Care

3

TIMING DIAGRAM


WRITE CYCLE (EARLY WRITE)



 Don't Care

TIMING DIAGRAM

WRITE CYCLE ( $\overline{\text{OE}}$  CONTROLLED WRITE)




 Don't Care


3

TIMING DIAGRAM

READ - MODIFY - WRITE CYCLE





FAST PAGE MODE READ CYCLE



3


FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



 Don't Care



FAST PAGE MODE READ-MODIFY-WRITE CYCLE




 Don't Care

3


**$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE**

NOTE :  $\overline{\text{W}}$ ,  $\overline{\text{OE}}$ ,  $\text{D}_{\text{IN}}$  = Don't care  
 $\text{D}_{\text{OUT}}$  = Open



**$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH CYCLE**

NOTE :  $\overline{\text{OE}}$ ,  $\text{A}$  = Don't Care




 Don't Care



HIDDEN REFRESH CYCLE (WRITE)


NOTE : D<sub>OUT</sub> = OPEN






**TEST MODE IN CYCLE**

NOTE :  $\overline{\text{OE}}$ , A = Don't Care



**$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  SELF REFRESH CYCLE**

NOTE :  $\overline{\text{W}}$ ,  $\overline{\text{OE}}$ , A = Don't Care




***EDO Mode, x4 and x8 Device***





TIMING DIAGRAM


READ CYCLE



3


WRITE CYCLE ( EARLY WRITE )

NOTE : D<sub>OUT</sub> = OPEN



WRITE CYCLE ( $\overline{OE}$  CONTROLLED WRITE)


NOTE :  $D_{OUT} = OPEN$



 Don't Care

3


READ - MODIFY - WRITE CYCLE





**HYPER PAGE WRITE CYCLE ( EARLY WRITE )**

NOTE : D<sub>OUT</sub> = Open



 Don't Care








**$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE**


NOTE :  $\overline{\text{W}}$ ,  $\overline{\text{OE}}$ ,  $\text{D}_{\text{IN}}$  = Don't care  
 $\text{D}_{\text{OUT}}$  = Open




3

**$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH CYCLE**

NOTE :  $\overline{\text{W}}$ ,  $\overline{\text{OE}}$ ,  $\text{A}$  = Don't Care




HIDDEN REFRESH CYCLE ( READ )



HIDDEN REFRESH CYCLE (WRITE)

NOTE : D<sub>OUT</sub> = OPEN




3

# EDO Mode, x4 and x8 Device Timing Diagram


CMOS DRAM

## CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE



TEST MODE IN CYCLE


NOTE :  $\overline{OE}$ , A = Don't Care



3

$\overline{CAS}$ -BEFORE- $\overline{RAS}$  SELF REFRESH CYCLE

NOTE :  $\overline{W}=V_{IH}$  (1Mx4, 4Mx4, 16Mx4, 2Mx8, 8Mx8)  
 Don't Care (512Kx8)  
 $\overline{OE}$ , A = Don't Care





***EDO Mode, x16(2CAS) Device***








**TIMING DIAGRAM**  
**LOWER BYTE READ CYCLE**


NOTE : D<sub>IN</sub> = OPEN



 Don't Care

**TIMING DIAGRAM**  
**UPPER BYTE READ CYCLE**


NOTE : D<sub>IN</sub> = OPEN



3


WORD WRITE CYCLE (EARLY WRITE)

NOTE : D<sub>OUT</sub> = OPEN



LOWER BYTE WRITE CYCLE (EARLY WRITE)


NOTE : D<sub>OUT</sub> = OPEN



3


UPPER BYTE WRITE CYCLE (EARLY WRITE)

NOTE : D<sub>OUT</sub> = OPEN




WORD WRITE CYCLE ( $\overline{OE}$  CONTROLLED WRITE)

NOTE : DOUT = OPEN



LOWER BYTE WRITE CYCLE (  $\overline{\text{OE}}$  CONTROLLED WRITE )

NOTE : D<sub>OUT</sub> = OPEN




Don't Care




UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)

NOTE : D<sub>OUT</sub> = OPEN




3

WORD READ - MODIFY - WRITE CYCLE





LOWER-BYTE READ - MODIFY - WRITE CYCLE



3

UPPER-BYTE READ - MODIFY - WRITE CYCLE



 Don't Care









HYPER PAGE MODE WORD WRITE CYCLE (EARLY WRITE)

NOTE : D<sub>OUT</sub> = Open




 Don't Care



**HYPER PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)**


NOTE : D<sub>OUT</sub> = Open




3

**HYPER PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)**

NOTE : DOUT = Open



HYPER PAGE MODE WORD READ-MODIFY-WRITE CYCLE




3






HYPER PAGE READ AND WRITE MIXED CYCLE




$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE

NOTE :  $\overline{\text{W}}$ ,  $\overline{\text{OE}}$ ,  $\text{D}_{\text{IN}}$  = Don't care  
 $\text{D}_{\text{OUT}}$  = Open



$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH CYCLE

NOTE :  $\overline{\text{W}}$ ,  $\overline{\text{OE}}$ ,  $\text{A}$  = Don't Care




 Don't Care

3

CAS-BEFORE-RAS SELF REFRESH CYCLE

NOTE :  $\bar{W}$ ,  $\bar{OE}$ , A = Don't Care









HIDDEN REFRESH CYCLE ( WRITE )


NOTE : D<sub>OUT</sub> = OPEN




CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




READ CYCLE



WRITE CYCLE



READ-MODIFY-WRITE



VALID DATA-OUT VALID DATA-IN Don't Care

3




***EDO Mode, x16(2WE) Device***



**TIMING DIAGRAM**

**READ CYCLE**


NOTE : D<sub>IN</sub> = OPEN



3

WRITE CYCLE ( EARLY WRITE )

NOTE : D<sub>OUT</sub> = OPEN




Don't Care



LOWER BYTE WRITE CYCLE (EARLY WRITE)


NOTE : D<sub>OUT</sub> = OPEN



3


UPPER BYTE WRITE CYCLE (EARLY WRITE)

NOTE : D<sub>OUT</sub> = OPEN



WRITE CYCLE ( $\overline{OE}$  CONTROLLED WRITE)


NOTE :  $D_{OUT} = OPEN$



3

LOWER BYTE WRITE CYCLE ( $\overline{OE}$  CONTROLLED WRITE)


NOTE : D<sub>OUT</sub> = OPEN



Don't Care


UPPER BYTE WRITE CYCLE ( $\overline{OE}$  CONTROLLED WRITE)


NOTE :  $D_{OUT}$  = OPEN




3

WORD READ - MODIFY - WRITE CYCLE




 Don't Care

LOWER-BYTE READ - MODIFY - WRITE CYCLE



3


UPPER-BYTE READ - MODIFY - WRITE CYCLE



Don't Care




HYPER PAGE MODE WORD READ CYCLE




3

**HYPER PAGE MODE WORD WRITE CYCLE (EARLY WRITE)**


NOTE : D<sub>OUT</sub> = Open



 Don't Care

HYPER PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)


NOTE : D<sub>out</sub> = Open




3




HYPER PAGE MODE WORD READ-MODIFY-WRITE CYCLE



 Don't Care

3

HYPER PAGE MODE LOWER-BYTE-READ-MODIFY-WRITE CYCLE




 Don't Care




**RAS-ONLY REFRESH CYCLE**

NOTE :  $\bar{W}$ ,  $\bar{OE}$ ,  $D_{IN}$  = Don't care  
 $D_{OUT}$  = Open




**$\bar{CAS}$ -BEFORE- $\bar{RAS}$  REFRESH CYCLE**


NOTE :  $\bar{W}$ ,  $\bar{OE}$ , A = Don't Care



**$\bar{CAS}$ -BEFORE- $\bar{RAS}$  SELF REFRESH CYCLE**


NOTE :  $\bar{W}$ ,  $\bar{OE}$ , A = Don't Care




 Don't Care



HIDDEN REFRESH CYCLE ( READ )




 Don't Care

3

HIDDEN REFRESH CYCLE ( WRITE )

NOTE : D<sub>OUT</sub> = OPEN



 Don't Care






***EDO Mode, Quad CAS Device***



TIMING DIAGRAM

READ CYCLE

NOTE :  $D_{IN} = \text{OPEN}$




Don't Care

3

TIMING DIAGRAM


WRITE CYCLE (EARLY WRITE)





TIMING DIAGRAM

WRITE CYCLE ( $\overline{\text{OE}}$  CONTROLLED WRITE)




 Don't Care






HYPER PAGE MODE WRITE CYCLE (EARLY WRITE)




HYPER PAGE MODE READ-MODIFY-WRITE CYCLE



3


**RAS-ONLY REFRESH CYCLE**

NOTE :  $\overline{W}$ ,  $\overline{OE}$ ,  $D_{IN}$  = Don't care  
 $D_{OUT}$  = Open




**$\overline{CAS}$ -BEFORE- $\overline{RAS}$  REFRESH CYCLE**

NOTE :  $\overline{W}$ ,  $\overline{OE}$ ,  $A$  = Don't Care



 Don't Care


HIDDEN REFRESH CYCLE ( READ )



3

HIDDEN REFRESH CYCLE (WRITE)


NOTE : D<sub>OUT</sub> = OPEN



 Don't Care




$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH CYCLE TEST CYCLE



3


TEST MODE IN CYCLE

NOTE :  $\overline{\text{OE}}$ , A = Don't Care



$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  SELF REFRESH CYCLE

NOTE :  $\overline{\text{W}}$ ,  $\overline{\text{OE}}$ , A = Don't Care





DATE: 06-01-93  
BY: J. H. HARRIS  
TITLE: INTERNAL INSULATION  
REV: 1000


***PACKAGE DIMENSIONS 4***



PLASTIC DUAL IN-LINE PACKAGE


18 DIP 300 mil

Unit : Inches (millimeters)



20 DIP 300 mil


Unit : Inches (millimeters)



PLASTIC ZIGZAG IN-LINE PACKAGE


20(19) ZIP 400 mil

Unit : Inches (millimeters)



20 ZIP 400 mil


Unit : Inches (millimeters)



PLASTIC SMALL OUT-LINE J-LEAD


26(20) SOJ 300 mil

Unit : Inches (millimeters)



26(24) SOJ 300 mil


Unit : Inches (millimeters)



PLASTIC SMALL OUT-LINE J-LEAD


28(24) SOJ 400 mil

Unit : Inches (millimeters)



28 SOJ 400 mil

Unit : Inches (millimeters)






PLASTIC SMALL OUT-LINE J-LEAD


28 SOJ 300mil

Unit : Inches (millimeters)



32 SOJ 400 mil



Unit : Inches (millimeters)



PLASTIC SMALL OUT-LINE J-LEAD



40SOJ 400 mil

Unit : Inches (millimeters)



42 SOJ 400 mil


Unit : Inches (millimeters)



PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II)


26(20) TSOP(II) 300 mil

Unit : Inches (millimeters)



26(24) TSOP(II) 300 mil


Unit : Inches (millimeters)



PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II)


28(24) TSOP(II) 400 mil

Unit : Inches (millimeters)



28 TSOP(II) 400 mil


Unit : Inches (millimeters)



PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II)


28 TSOP(II) 300mil

Unit : Inches (millimeters)



32 TSOP(II) 400 mil


Unit : Inches (millimeters)



PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II)


44(40) TSOP(II) 400 mil

Unit : Inches (millimeters)



50(44) TSOP(II) 400 mil

Unit : Inches (millimeters)




**PACKAGE DIMENSIONS**

**CMOS DRAM**

**PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II)**

50 TSOP(II) 400 mil

Unit : Inches (millimeters)



4







SALES REPRESENTATIVES  
MANUFACTURERS

5



## SAMSUNG SEMICONDUCTOR SALES OFFICES-U.S.A.

### **Northwest**

3655 North First Street  
San Jose, CA 95134  
TEL: (408) 954-7000  
FAX: (408) 954-7883

### **North Central**

300 Park Boulevard  
Suite 210  
Itasca, IL 60143-2636  
TEL: (708) 775-1050  
FAX: (708) 775-1058

### **Northeast**

119 Russell Street  
Littleton, MA 01460  
TEL: (508) 486-0700  
FAX: (508) 486-8209

### **Southwest**

16253 Laguna Canyon Road  
Suite 100  
Irvine, CA 92718  
TEL: (714) 753-7530  
FAX: (714) 753-7544

### **South Central**

15851 Dallas Parkway  
Suite 410  
Dallas, TX 75248-3307  
TEL: (214) 770-7970  
FAX: (214) 770-7971

### **Southeast**

802 Greenvalley Road  
Suite 204  
Greensboro, NC 27408  
TEL: (919) 370-1600  
FAX: (919) 370-1633

## SAMSUNG SEMICONDUCTOR REPRESENTATIVES

### **ALABAMA**

#### **SOUTHERN COMPONENT SALES**

307 Clinton Ave. East  
Suite 413  
Huntsville, AL 35801  
TEL: (205) 533-6500  
FAX: (205) 533-6578

### **ARIZONA**

**O'DONNELL ASSOCIATES**  
2432 W. Peoria Ave.  
Suite 1026  
Phoenix, AZ 85029  
TEL: (602) 944-9542  
FAX: (602) 861-2615

**O'DONNELL ASSOCIATES**  
11449 N. Copper Springs Trail  
Tucson, AZ 85737  
TEL: (602) 797-2047  
FAX: (602) 797-2047

### **CALIFORNIA**

**BESTRONICS**  
9683 Tierro Granda Street  
Suite 102  
San Diego, CA 92126  
TEL: (619) 693-1111  
FAX: (619) 693-1963

**I-SQUARED**  
3355-1 Scott Blvd.  
Suite 102  
Santa Clara, CA 95054  
TEL: (408) 988-3400  
FAX: (408) 988-2079

**WESTAR REP COMPANY**  
15265 Alton Parkway  
Suite 400  
Irvine, CA 92718  
TEL: (714) 453-7900  
FAX: (714) 453-7930

**WESTAR REP COMPANY**  
26500 Agoura Rd.  
Suite 204  
Calabasas, CA 91302  
TEL: (818) 880-0594  
FAX: (818) 880-5013

### **CANADA**

**INTELTECH, INC.**  
275 Michael Copeland Drive  
Kanata, Ontario K2M 2G2  
TEL: (613) 762-8014  
FAX: (613) 253-1370

**INTELTECH, INC.**  
3700 Griffith Street  
Suite 93  
St. Laurent, Quebec H4T 1A7  
TEL: (514) 343-4877  
FAX: (514) 343-4355

**INTELTECH, INC.**  
5525 Orbitor Drive  
Suite 2  
Mississauga, Ontario L4W4Y8  
TEL: (905) 629-0082  
FAX: (905) 629-1795

### **COLORADO**

**FRONT RANGE MARKETING**  
3100 Arapahoe Road  
Suite 404  
Boulder, CO 80303  
TEL: (303) 443-4780  
FAX: (303) 447-0371

### **FLORIDA**

**B/B TECH SALES**  
3900 N.W. 79th Avenue  
Suite 636  
Miami, FL 33166  
TEL: (305) 477-0341  
FAX: (305) 477-0343

**DYNE-A-MARK**  
500 Winderley Place  
Suite 110  
Maitland, FL 32751  
TEL: (407) 660-1661  
FAX: (407) 660-9407

**DYNE-A-MARK**  
3355 N.W. 55th Street  
Fort Lauderdale, FL 33309  
TEL: (305) 485-3500  
FAX: (305) 485-6555

**DYNE-A-MARK**  
742 Penguin Ave., NE  
Palm Bay, FL 32905  
TEL: (407) 725-7470  
FAX: (407) 984-2718

**DYNE-A-MARK**  
7884 Tent Avenue S  
St. Petersburg, FL 33707  
TEL: (813) 345-9411  
FAX: (813) 345-3731

### **GEORGIA**

#### **SOUTH ATLANTIC COMPONENT SALES**

3300 Holcomb Bridge Road  
Suite 210  
Norcross, GA 30092  
TEL: (404) 447-6154  
FAX: (404) 447-6714

### **ILLINOIS**

**DAVIX INTERNATIONAL LTD.**  
1655 N. Arlington Heights Rd.  
Suite 204 East  
Arlington Heights, IL 60004  
TEL: (708) 259-5300  
FAX: (708) 259-5428

### **INDIANA**

**GEN II MARKETING, INC.**  
31 E. Main Street  
Carmel, IN 46032  
TEL: (317) 848-3083  
FAX: (317) 848-1264

**GEN II MARKETING, INC**  
1415 Magnavox Way  
Suite 130  
Ft. Wayne, IN 46804  
TEL: (219) 436-4485  
FAX: (219) 436-1977



5

**IOWA**

**ASSOCIATED ELECTRONIC MARKETERS, INC.**  
4001 Shady Oak TEL: (319) 377-1129  
Marion, IA 52302 FAX: (319) 377-1539

**KANSAS**

**ASSOCIATED ELECTRONIC MARKETERS, INC.**  
8843 Long St. TEL: (913) 888-0022  
Lenexa, KS 66215 FAX: (913) 888-4848

**KENTUCKY**

**GEN II MARKETING, INC.** TEL: (502) 894-9903  
4012 Dupont Circle FAX: (502) 893-2435  
Suite 414  
Louisville, KY 40207

**MASSACHUSETTS**

**NEW TECH SOLUTIONS, INC.** TEL: (617) 229-8888  
111 South Bedford Street FAX: (617) 229-1614  
Suite 102  
Burlington, MA 01803

**MICHIGAN**

**MICROTECH SALES** TEL: (313) 459-0200  
9357 General Drive FAX: (313) 459-0232  
Suite 116  
Plymouth, MI 48170

**MINNESOTA**

**GP SALES, INC.** TEL: (612)831-2362  
7600 Parklawn FAX: (612) 831-2619  
Suite 315  
Edina, MN 55435

**MISSOURI**

**ASSOCIATED ELECTRONIC MARKETERS, INC.**  
11520 St. Charles Rock Rd. TEL: (314) 298-9900  
Suite 131 FAX: (314) 298-8660  
Bridgeton, MO 63044

**NEW YORK**

**NEPTUNE ELEC.** TEL: (516) 349-1600  
255 Executive Dr. FAX: (516) 349-1343  
Suite 211  
Plainview, NY 11803

**T-SQUARED** TEL: (315) 699-1559  
6170 Wynmoor Drive FAX: (315) 699-1705  
Cicero, NY 13039

**T-SQUARED** TEL: (716) 924-9101  
7353 Victor-Pittsford Road FAX: (716) 924-4946  
Victor, NY 14564

**T-SQUARED** TEL: (607) 625-3983  
1790 Pennsylvania Avenue FAX: (607) 625-5294  
Apalachin, NY 13732

**NORTH CAROLINA**

**SOUTH ATLANTIC COMPONENT SALES**  
5200 Park Road TEL: (704) 525-0510  
Suite 103 FAX: (704) 525-9714  
Charlotte, NC 28209

**SOUTH ATLANTIC COMPONENT SALES**  
4904 Waters Edge Drive TEL: (919) 859-9970  
Suite 268 FAX: (919) 859-9974  
Raleigh, NC 27606

**OHIO**

**J.N. BAILEY & ASSOCIATES** TEL: (513) 687-1325  
129 W. Main Street FAX: (513) 687-2930  
New Lebanon, OH 45345

**J.N. BAILEY & ASSOC.IATES** TEL: (614) 262-7274  
3591 Milton Avenue FAX: (614) 262-0384  
Columbus, OH 43214

**J.N. BAILEY & ASSOCIATES** TEL: (216) 273-3798  
1667 Devonshire Drive FAX: (216) 225-1461  
Brunswick, OH 44212

**OREGON**

**ATMI** TEL: (503) 643-8307  
4900 SW Griffith FAX: (503) 643-4364  
Suite 155

Beaverton, OR 97005

**PENNSYLVANIA**

**CMS SALES & MARKETING** TEL: (215) 834-6840  
527 Plymouth Road FAX: (215) 834-6848  
Suite 420  
Plymouth Meeting, PA 19462

**PUERTO RICO**

**DIGIT-TECH**  
P.O. Box 1945 TEL: (809) 892-4260  
Calle Cruz #2 FAX: (809) 892-3366  
Bajos, San German  
Puerto Rico 00753

**TEXAS**

**O'DONNELL ASSOCIATES** TEL: (915) 778-2581  
5959 Gateway West FAX: (915) 778-6429  
Suite 558

El Paso, TX 79925

**VIELOCK ASSOCIATES** TEL: (214) 881-1940  
555 Republic Drive FAX: (214) 423-8556  
Suite 105

Plano, TX 75074

**VIELOCK ASSOCIATES** TEL: (512) 345-8498  
9430 Research Blvd. FAX: (512) 346-4037

Echelon Bldg. 2, Suite 330  
Austin, TX 78759

**VIELOCK ASSOCIATES** TEL: (713) 974-3287  
10700 Richmond Avenue FAX: (713) 974-3289  
Suite 108

Houston, TX 77042

**UTAH**

**FRONT RANGE MARKETING, INC.**  
488 E. 6400 South TEL: (801) 288-2500  
Suite 280 FAX: (801) 288-2505

Murray, UT 84107

**WASHINGTON**

**ATMI** TEL: (206) 869-7636  
8521 154th Ave., NE FAX: (206) 869-9841  
Redmond, WA 98052

**WISCONSIN**

**DAVIX INTERNATIONAL LTD.** TEL: (414) 255-1600  
N91 W17194 Appleton Avenue FAX: (414) 255-1863  
Menomonee Falls, WI 53051

• • • • •

## SAMSUNG SEMICONDUCTOR SALES OFFICES-EUROPE

|   |  |  |  |  |
|---|--|--|--|--|
| <b>SAMSUNG SEMICONDUCTOR EUROPE GmbH</b><br>Am Unisyspark 1,<br>65843 Sulzbach (Germany)<br>TEL: 0049-6196-582-06<br>FAX: 0049-6196-750-345                         | <b>MUENCHEN OFFICE</b><br>Cari-Zeiss-Ring 9<br>D-85737 Ismaning bei Muenchen<br>TEL: 0049-89-964838<br>FAX: 0049-89-964873         | <b>MILANO OFFICE</b><br>Viale G. Matteotti, 26<br>I-20095 Cusano Milanino<br>TEL: 0039-2-66400181<br>FAX: 0039-2-6192279 | <b>LONDON</b><br>Samsung House<br>225 Hook Rise South<br>Surbiton<br>Surrey<br>KT6 7LD<br>TEL: 0044-81-3914550<br>FAX: 0044-81-9742540 | <b>BIRMINGHAM OFFICE</b><br>Florence House St.<br>Mary's Road Hinckley,<br>Leicestershire LE10 1EQ<br>TEL: 0044-455-891111<br>FAX: 0044-455-612345 |
| <b>PARIS OFFICE</b><br>Centre d'Affaires La Boursidiere RN 186, Bat. Bourgogne, BP 202<br>92357 Le Plessis-Robinson<br>TEL: 0033-1-40940700<br>FAX: 0033-1-40940216 | <b>STOCKHOLM OFFICE</b><br>Bergkaellavaegen 32<br>P.O. Box 319<br>S-19130 Sollentuna<br>TEL: 0046-8-6269626<br>FAX: 0046-8-6268638 | <b>BARCELONA OFFICE</b><br>C. Provenza, 5193-1<br>E-08025 Barcelona<br>TEL: 0034-3-4-504876<br>FAX: 0034-3-4-331944      | <b>BELGIUM OFFICE</b><br>Rue de Geneve 10,<br>B3 B-1140 Brussels<br>TEL: 0032-2-2456510<br>FAX: 0032-2-2456313                         |  |

## SAMSUNG SEMICONDUCTOR-REPRESENTATIVES

### EUROPE

#### BELGIUM

**DANE-LEC BELGIUM**  
 91-93 Rue J.D. Navez  
 B-1210 Bruxelles

TEL : 0032-2-2167058  
 FAX : 0032-2-2166871

#### DENMARK

**EXATEC A/S**  
 Mileparken 20E  
 DK-2740 Skovlunde

TEL : 0045-44927000  
 FAX : 0045-44926020

**MIKO KOMPLEMENT AB**  
 Segersbyvaegen 3  
 S-14502 Norsborg

TEL : 0046-853189080  
 FAX : 0046-853175340

#### FINLAND

**TAHINIK OY**  
 P.O. Box 125  
 SF-00241 Helsinki

TEL : 00358-1482177  
 FAX : 00358-1482189

**OY FINTRONIC AB**  
 Pyyntitie 3  
 SF-02230 Espoo

TEL : 00358-0887331  
 FAX : 00358-088733342

#### FRANCE

**MEGACHIP**  
 7 avenue du Canada  
 ZA de Courtaboeuf  
 91966 LES ULLIS Cedex  
 FRANCE

TEL : 0033-1-69290404  
 FAX : 0033-1-69290039

**SCAIB**  
 80 Rue d'Arcueil  
 Silic 137  
 94523 RUNGIS Cedex  
 FRANCE

TEL : 0033-1-46872313  
 FAX : 0033-1-45605549

#### GERMANY

**ASTRONIC GmbH**  
 Gruenwalder Weg 30  
 D-82041 Deisenhofen

TEL : 0049-89-6130303  
 FAX : 0049-89-6131668

**CANNING ELECTRONIC DISTRIBUTION CED GmbH**  
 Laatzener Str. 19  
 D-30539 Hannover Delete

TEL : 0049-511-87640  
 FAX : 0049-551-8764160

**MSC VERTRIEBS GmbH**  
 Industrie Str. 16  
 D-76297 Stutensee 3

TEL : 0049-7249-9100  
 FAX : 0047-7249-7993

**MICRONETICS GmbH**  
 Dieselstrasse 12  
 D-71272 Renningen

TEL : 0049-7159-92583-0  
 FAX : 0049-7159-9258355

**SILCOM ELECTRONICS VERTRIEBS GmbH**  
 Hindenburg Str. 284  
 D-41061 Moenchengladbach

TEL : 0049-2161-15074  
 FAX : 0049-2161-183313

#### ITALY

**DEUTSCHE ITT INDUSTRIES GmbH**  
 Viale Milanofiori E/5  
 I-20090 Assago Mi

TEL : 0039-2-824701  
 FAX : 0039-2-8242631/8242831

**FANTON COMPONENTS BOLOGNA S.R.L.**  
 Via O. Simoni, 5  
 I-40011 Anzola dell' Emilia

TEL : 0039-51-735015  
 FAX : 0039-51-735013

**RAFI ELETTRONICA SPA**  
 Via Savona 134  
 I-20144 Milano

TEL : 0039-2-48300431  
 FAX : 0039-2-428880

---

---

## SAMSUNG SEMICONDUCTOR REPRESENTATIVES

### THE NETHERLANDS

#### MALCHUS BV HANDELMIJ

Fokkerstraat 511-513  
Postbus 48  
NI-3125 BD Schiedam

TEL: 0031-10-4277777  
FAX: 0031-10-4154867

### SPAIN

#### SEMICONDUCTORS S.A.

Ronda General Mitre  
240 Bjs  
E-08006 Barcelona

TEL: 0034-3-2172340  
FAX: 0034-3-2176598

### SWEDEN

#### MIKO COMPONENTS

Segersbyvaegen 3  
P.P. Box 2001  
S-14502 Norsborg

TEL : 0046-853-189080  
FAX : 0046-853-175340

### SWITZERLAND

#### ELBATEX AG

Hard Str. 72  
CH-5430 Wettingen Schweiz

TEL : 0041-56275511  
FAX : 0041-56275532

### UNITED KINGDOM

#### MAGNATEC

Coventry Road  
Lutterworth  
Leicestershire  
LE17 4JB

TEL : 0044-455-554711  
FAX : 0044-455-552612

#### ICE ELECTRONICS LTD.

31-32 Stephenson Road  
Burrel Road Industrial Estate  
St. Ives  
Cambridgeshire  
PE17 4WJ

TEL : 0044-480-496466  
FAX : 0044-480-496621

## SAMSUNG SEMICONDUCTOR REPRESENTATIVES

### ASIA

#### HONG KONG

##### AV. CONCEPT LTD.

Unit 11-15, 11/FL., Block A, TEL : 334733  
Focal Industrial Centre FAX : 7643108  
21 Man Lok Street, Hunghom,  
Kowloon, Hong Kong

##### PROTECH COMPONENTS LTD.

Unit 2,3/FL., Wah Shing Centre, TEL : 7930882  
11 Shing Yip Street, FAX : 7930811  
Kwun Tong, Kowloon,  
Hong Kong

##### WISEWORLD ELECTRONICS LTD.

Room 708, Tower A, 7/F1., TEL : 7658923  
Hunghom Commercial Centre, FAX : 3636203  
31-39 Ma Tau Wai Road, Honghom,  
Hong Kong

##### CENTENNIAL ELECTRONICS LTD.

Unit 2,23/FL., TEL : 565-5898  
Westlands Center, FAX : 564-5411  
No. 20 Westlands Road,  
Quarry Bay, Hong Kong

##### SOLARBRITE ELECTRONICS LTD.

###### (CALCULATOR & WATCH)

Unit 1,11/FL., Tower 1, Horbour TEL : 3633233  
Centre 1, Hok cheung FAX : 3633900  
St, Hunghom, Kowloon,  
Hong Kong

##### ATLANTIC COMPONENTS LTD.

###### (MEMORY & PC)

Unit 502, 5/FL., Tower III TEL : 7991996  
Enterprise Square, FAX : 7559452  
9 Sheung Yuet Road, Kowloon Bay,  
Kowloon, Hong Kong

##### LISENG & CO.

###### (4BIT/8BIT ONE CHIP SOFTWARE HOUSE)

Flat B&C, 6/FL., Four Seas TEL : 5431338  
Communication Bank Bldg, FAX : 5442602  
49-51 bonham Strand  
West, Hong Kong

##### DATAWORLD INTERNATIONAL LTD.

###### (MIYUKI ELECTRONICS (HK) LTD.)

###### (ASIC DESIGN HOUSE)

Fiat No. 3-4-5/F1., TEL : 7862611  
Yuen Shing Ind. bldg., FAX : 7856213  
1033, Yee Kuk Street, West,  
Kowloon, Hong Kong

##### SYNTHESIS SYSTEMS DESIGN LTD.

###### (ASIC DESIGN HOUSE)

Unit 4,12/FL., Chai Wan Ind. City, TEL : 557-1102  
Phase 2, No.70, Wing Tai Road, FAX : 8892962  
Chai Wan, Hong Kong

##### MACRO LONG DEVELOPMENT LTD.

###### (CHINA AREA-SUMAN OFFICE)

5/FL., Block E, Hing Yip Factory Bldg., TEL : 7970605  
31, Hing Yip St. Kwan Long. FAX : 3418363  
Kowloon, Hong Kong

#### TAIWAN

##### YOSUN INDUSTRIAL CORP.

7F, No.76, Sec.1, TEL : 02-788-1991  
Cheng Kung Rd. Nan Kang, FAX : 02-788-1996  
Taipei, R.O.C

##### SANT SONG CORP.

4/FL., No.12, Lane 94, Tsao TEL : 02-662-7829  
Ti Wei, Shen Keng Hsiang, FAX : 02-662-0781  
Taipei, Hsien, Taiwan, R.O.C

##### SUPREME ELECTRONICS CO., LTD.

18/FL., No.67, Section 2, TEL : 02-7023258/  
Tun Hwa S.Road, 7023278  
Taipei, Taiwan, R.O.C FAX : 02-7063196

#### JAPAN

##### TOMEN ELECTRONICS CORP.

1-1, Uchisaiwa-Cho 2-Chome, TEL : 03-3506-3654  
Chiyoda-Ku, Tokyo, 100 Japan FAX : 03-3506-3497

##### RIKEI

Nichimen Bldg., TEL : 06-201-2081  
2-2, Nakanojima 2-Chome, FAX : 06-222-1185  
Kita-Ku, Osaka, 530 Japan

##### ISECO

26-3, Kitamagome 2-Chome, TEL : 03-3777-3611  
Ota-Ku, Tokyo, 143 Japan FAX : 03-3777-3614

##### ADO

7/FL., Sasage Bldg., TEL : 03-3257-2600  
4-6 Sotokanda 2-Chome, FAX : 03-3251-9705  
Chiyoda-Ku, Tokyo, 101 Japan

##### MARUBUN

8-1, Nihonbashi-Odenma-Cho, TEL : 03-3639-9897  
Chuo-Ku, Tokyo, 103 Japan FAX : 03-3661-7433

##### SAMSUNG JAPAN

17FL., Hamacho Center Bldg., TEL : 03-5641-9850  
2-31-1, Nihonbashi-Hamacho, FAX : 03-5641-9713  
Chuo-Ku, Tokyo, 103 Japan

#### SINGAPORE

##### ASTINA ELECTRONICS (S) PTE LTD.

203B Henderson Road, TEL : 2769997  
#12-08, Henderson Industrial Park,  
Singapore 0315

##### BOSTEX ELECTRONICS PTE LTD.

219 Henderson Road, TEL : 3390713  
#10-01, Henderson Industrial Park,  
Singapore 0315

**MARUBUN ELECTRONICS (S) PTE LTD.**

4 Shentor Way, TEL : 2238855  
 #16-07, shing Kwan House,  
 Singapore 0106

**SAMTEK SEMICONDUCTOR DEVICES (S) PTE LTD.**

80 Robinson Road, TEL : 2259177  
 #16-01, Singapore 0106

**SOUTH WEST ELECTRONICS PTE LTD.**

No. 159 Sin Min Road, TEL : 5533118  
 #04-03, Amtech Bldg.,  
 Singapore 2057

**YIC SINGAPORE PTE LTD.**

No. 159 Sin Min Road, TEL : 5524811  
 #04-04, Amtech Bldg.,  
 Singapore 0257

**STM INTERNATIONAL (S) PTE LTD.**

No. 12 Prince Edward Road, TEL : 2265613  
 #04-06, Besway Bldg., Podium 'B'  
 Singapore 0207

**TURKEY****INTER GROUP OF COMPANIES**

Hasircibasi Caddesi No. 55 TEL : 0216-349-9400  
 81310 Kadikoy-Istanbul-Turkey FAX : 0216-349-9430-31

**THAILAND****VUTIPONG ELECTRONICS CO., LTD.**

51-53 Pahurat Road (Banmoh) TEL : 662-226-6496/9  
 Bangkok 10200, Thailand

**WESTECH ELECTRONICS PTE LTD.**

77/113 Ladprao Soi 3, TEL : 662-512-2751  
 Ladyao, Jatujak 662-512-5427  
 Bangkok 10900, Thailand

**CHINA****CENTENNIAL ELECTRONICS LTD.**

(SHANGHAI OFFICE)  
 Room 808, Area B, TEL : 021-4810697  
 Yin Hai Comm. Bldg., FAX : 021-4824668  
 250, Cao Xi Road, Xu Hui District,  
 Shanghai, P.R.China

**CENTINNIAL ELECTRONICS LTD.**

(SHENZHEN OFFICE)  
 Unit 10, 22/FL., Oriental Bldg., TEL : 0755-2284262  
 39 Jianshe Road., Shenzhen, FAX : 0755-2282536  
 Guangdong, China

**QINGHUA-SAMSUNG MICOM SOFTWARE HOUSE  
(DEPT OF ELECTRONICS)**

QingHua Yuan, TEL : 01-2594785  
 Beijing China FAX : 01-2594176

**SUMAN ELECTRONIC PRODUTS CO.**

Room 117, Technology Trading Center TEL : 01-8421321  
 No.37 Bai Shi Qiao Road FAX : 01-8421301  
 Beijing, China

**SUMAN ELECTRONICS**

(TIANJIN OFFICE)  
 No.203-205, HongQi Road., TEL : 022-3369292  
 Nankai District, FAX : 022-3360775  
 TianJin, China

**SUMAN ELECTRONICS  
(HANGZHOU OFFICE)**

No.27, Wen-San Road., TEL : 0571-8088584  
 HangZhou City, China FAX : 0571-8073607

**SUMAN ELECTRONICS (NANJING OFFICE)**

No.8 Shitiaio Xiang, Gulou, TEL : 025-3303500  
 Nanjing FAX : 025-6637903

**SUMAN ELECTRONICS  
(XIAN OFFICE)**

No.106 Fengging Road., TEL : 029-4262014  
 Xian, China FAX : 029-4262306

**KOREA****NAEWAE SEMICONDUCTOR CO., LTD.**

4/FL., Chung-Lim Bldg., TEL : 02-597-8121  
 924-13, Bangbae-1dong, : 051-862-7979  
 Seocho-Ku, Seoul, Korea FAX : 02-525-9762

**SAMSUNG LIGHT-ELECTRONICS CO., LTD**

4/FL., Room 2-3, TEL : 02-718-0045  
 EElectronics Main Bldg., : 02-718-9531-5  
 16-9, Hankangro-3ka, FAX : 718-9536  
 Yongsan-Ku, Seoul, Korea

**NEWCASTLE SEMICONDUCTOR CO., LTD.**

4/FL., Room 410-411, TEL : 02-718-8531-4  
 Electronics Main Bldg., FAX : 02-718-8535  
 16-9, Hangkangro-3ka,  
 Yongsan-Ku, Seoul, Korea

**HANKOOK SEMICONDCUTOR &  
TELECOMMUNICATION CO., LTD.**

#302, Monami Bldg., 125-20, TEL : 02-545-4123  
 Chungdam-dong, Kangnam-ku, FAX : 02-542-2454  
 Seoul, Korea

**SEGYUNG INTERISE CORP.**

Dansan Nonhyun Bldg., TEL : 02-469-3511  
 270-45, Nonhyun-dong, FAX : 02-469-7966  
 KangNam-ku, Seoul, Korea

**SEGYUNG ELECTRONICS**

182-2, Jangsa-dong, TEL : 02-273-6781  
 Jongro-ku, Seoul, Korea FAX : 02-275-9448

**SAMTEK**

3-4/FL., Chungju Bldg.,  
 156-16, Samsung-dong,  
 Kangnam-ku, Seoul, Korea

**SUNIN TRADING CO., LTD.**

7/FL., Sunin Bldg., TEL : 02-702-1257-8  
 16-8, Hankangro-2ka, FAX : 02-704-097  
 Yongsan-ku, Seoul, Korea

**MUJIN ELECTRONICS**

Sambo Bldg., TEL : 02-783-4890  
 132-2, Yeuido-dong, FAX : 02-785-7661  
 Youngdeungpo-Ku, Seoul, Korea



## SAMSUNG SEMICONDUCTOR DISTRIBUTORS

### ARIZONA

**ADDED VALUE** (602) 951-9788  
 7741 East Gray Road  
 Suite 9  
 Scottsdale, AZ 85260  
 FAX: (602) 951-4182

### CALIFORNIA

**ADDED VALUE** (714) 259-8258  
 1582 Parkway Loop  
 Unit G  
 Tustin, CA 92680  
 FAX: (714) 259-0828

**ADDED VALUE** (619) 558-8890  
 5752 Oberlin Drive  
 Suite 105  
 San Diego, CA 92121  
 FAX: (619) 558-3018

**ALL AMERICAN** (800) 831-8300  
 369 Van Ness Way  
 Unit 701  
 Torrance, CA 90501  
 FAX: (213) 320-0240  
 (213) 320-7207

**ALL AMERICAN** (408) 943-1200  
 2360 Qume Drive, Suite C  
 San Jose, CA 95131  
 FAX: (408) 943-1393

**ALL AMERICAN** (619) 458-5850  
 5060 Shoreham Place  
 Suite 200  
 San Diego, CA 92122  
 FAX: (619) 458-5866

**I.E.C.** (916) 363-6030  
 9940 Business Park Drive  
 Suite 145  
 Sacramento, CA 95827  
 FAX: (916) 362-6926

**ITT Components** (714) 727-4001  
 18 Technology Drive  
 Irvine, CA 92718  
 FAX: (714) 727-2109

**ITT Components** (408) 453-1404  
 1580 Oakland Road  
 Suite C102  
 San Jose, CA 95131  
 FAX: (408) 453-1407

**JACO** (714) 258-9003  
 1541 Parkway Loop  
 Suite A  
 Tustin, CA 92680  
 FAX: (714) 258-1909

**JACO** (805) 495-9998  
 2282 Townsgate Road  
 Suite 100  
 Westlake Village, CA 91361  
 FAX: (805) 494-3864

**JACO** (408) 432-9290  
 2880 Zanker Road  
 Suite 202  
 San Jose, CA 95134  
 FAX: (408) 432-9298

### CANADA

**ACTIVE** (514) 694-7710  
 237 Hymus Boulevard  
 Point Claire, Quebec H9R 5C7  
 FAX: (514) 697-8112

**ACTIVE** (604) 324-7500  
 100 S.E. Marine Drive  
 Vancouver, BC V5X 2S3  
 FAX: (604) 324-3100

**ACTIVE** (416) 367-2911  
 100 Lombard Street  
 Toronto, Ontario M5C 1M3  
 FAX: (416) 367-4706

**ACTIVE** (514) 731-7441  
 5651 Ferrier Street  
 Montreal, Quebec H4AP 1N1  
 FAX: (514) 731-0129

### CANADA (Continued)

**ACTIVE** (403) 235-5300  
 3220 5th Avenue, N.E. Bay 2  
 Calgary, Alberta T2A 5N1  
 FAX: (403) 248-0750

**ACTIVE** (204) 786-3075  
 106 King Edward St., E  
 Winnipeg, Manitoba R3H 0N8  
 FAX: (204) 783-8133

**ACTIVE** (416) 238-8825  
 1350 Matheson Blvd, Unit 2  
 Mississauga, Ontario L4W 4M1  
 FAX: (416) 238-2817

**ACTIVE** (403) 438-5888  
 6029 103rd St.  
 Edmonton, Alberta T6H 2H3  
 FAX: (403) 434-0812

**ACTIVE** (418) 682-5775  
 1990 Blvd. Charest O.  
 Ste-Foy, Quebec G1N 4K8  
 FAX: (418) 682-8303

**ACTIVE** (613) 728-7900  
 1023 Merivale Road  
 Ottawa, Ontario K1Z 6A6  
 FAX: (613) 728-3586

**ACTIVE** (514) 256-7538  
 6080 Metropolitan East  
 Montreal, Quebec H1S 1A9  
 FAX: (514) 256-4890

### COLORADO

**ADDED VALUE** (303) 422-1701  
 4090 Youngfield  
 Wheatridge, CO 80033  
 FAX: (303) 422-2529

**I.E.C.** (303) 292-5537  
 420 East 58th Avenue  
 Denver, CO 80216  
 FAX: (303) 292-0114

**I.E.C.** (303) 292-6121  
 5750 North Logan Street  
 Denver, CO 80216  
 FAX: (303) 297-2053

**Q.P.S.** (303) 343-9260  
 14291 E. 4th Avenue  
 Bldg. 7, Unit 208  
 Aurora, CO 80011  
 FAX: (303) 343-3051

### FLORIDA

**ALL AMERICAN** (305) 621-8282  
 16085 NW 52 Avenue  
 Miami, FL 33014-9317  
 FAX: (305) 620-7831

**ALL AMERICAN** (800) 327-6237  
 5009 Hiatus Road  
 Sunrise, FL 33351  
 FAX: (305) 749-9229

**JACO** (407) 241-7943  
 1060 Holland Drive  
 Suite 3K  
 Boca Raton, FL 33487  
 FAX: (407) 241-7950

**RM ELECTRONICS** (407) 767-8005  
 581 East St. Rte. 434  
 Longwood, FL 32750  
 FAX: (407) 767-8165

### ILLINOIS

**I.E.C.** (708) 843-2040  
 2200 N. Stronington Ave.,  
 Suite 210  
 Hoffman Estates, IL 60195  
 FAX: (708) 843-2320

**QPS** (708) 884-6620  
 101 E. Commerce Dr.  
 Schaumburg, IL 60173  
 FAX: (708) 884-7573

5



**INDIANA**

**RM ELECTRONICS**  
1329 W. 96th Street  
Suite 10  
Indianapolis, IN 46260

(317) 580-9999  
FAX: (317) 580-9615

**MARYLAND**

**ALL AMERICAN**  
14636 Rothgeb Dr.  
Rockville, MD 20850  
**JACO**  
Rivers Center  
10270 Old Columbia Road  
Columbia, MD 21046

(301) 251-1205  
FAX: (301) 251-8574  
(410) 995-6620  
FAX: (410) 995-6032

**MASSACHUSETTS**

**ALL AMERICAN**  
107 Audubon Road  
Suite 104  
Wakefield, MA 01880

(617) 246-2300  
FAX: (617) 246-2305

**JACO**

1053 East Street.  
Tewksbury, MA 01876

(508) 640-0010  
FAX: (508) 640-0755

**MICHIGAN**

**RM ELECTRONICS**  
4310 Roger B. Chaffee Drive  
Grand Rapids, MI 49508

(616) 531-9300  
FAX: (616) 531-2990

**MINNESOTA**

**ALL AMERICAN**  
11409 Valley View Road  
Eden Prairie, MN 55344

(612) 944-2151  
FAX: (612) 944-9803

**NEW YORK**

**ALL AMERICAN**  
711-2 Koehier Ave.  
Ronkonkoma, NY 11779  
**CAM/RPC**  
200 Buell Rd.  
Rochester, NY 14624  
**JACO**  
145 Oser Avenue  
Hauppauge, NY 11788

(516) 981-3935  
FAX: (516) 981-3947  
(716) 436-5070  
FAX: (716) 436-5093  
(516)-273-5500  
FAX: (516) 273-5506

**NORTH CAROLINA**

**JACO**  
5206 Greens Dairy Road  
Raleigh, NC 27604

(919) 876-7767  
FAX: (919) 876-6964

**OHIO**

**CAM/RPC**  
749 Miner Road  
Cleveland, OH 44143  
**CAM/RPC**  
733 H. Lakeview Plaza Rd.  
Worthington, OH 43085

(216) 461-4700  
FAX: (216) 461-4329  
(614) 888-7777  
FAX: (614) 888-9779

**OREGON**

**I.E.C.**  
6850 S.W. 105th Ave.  
Suite B  
Beaverton, Oregon 97005

(503) 641-1690  
FAX: (503) 646-3737

**PENNSYLVANIA**

**CAM/RPC**  
620 Alpha Drive  
Pittsburgh, PA 15238

(412) 782-3770  
FAX: (412) 963-6210

**TEXAS**

**ALL AMERICAN**  
1819 Firman Drive  
Suite 127  
Richardson, TX 75081

(214) 231-5300  
FAX: (214) 437-0353

**JACO**  
1209 N. Glenville Drive  
Richardson, TX 75081

(214) 234-5565  
FAX: (214) 238-7066

**JACO**  
10707 Corporate Drive  
Suite 124  
Stafford, TX 77477

(713) 240-2255  
FAX: (713) 240-6988

**JACO**  
2120-A Braker Lane  
Austin, TX 78758

(512) 835-0220  
FAX: (512) 339-9252

**UTAH**

**ADDED VALUE**  
1836 Parkway Blvd.  
West Valley City, UT 84119

(801) 975-9500  
FAX: (801) 977-0245

**ALL AMERICAN**  
4455 South - 700 East  
Suite 301  
Salt Lake City, UT 84107

(801) 261-4210  
FAX: (801) 261-3885

**I.E.C.**  
2117 South 3600 West  
W. Valley City, UT 84119


(801) 977-9750  
FAX: (802) 975-1207

**WASHINGTON**

**I.E.C.**  
1750 124th Avenue, N.E.  
Bellevue, WA 98005

(206) 455-2727  
FAX: (206) 453-2963

• • • • •

**HEAD OFFICE**

8/11FL., SAMSUNG MAIN BLDG.  
230, 2-KA, TAEYUNG RO.  
CHUNG-KU, SEOUL, KOREA  
C.P.O. BOX 8780  
TELEX: ···KORSST K27970  
TEL: ····82(2)776-0114  
FAX: ····82(2)753-0967

**SEMICONDUCTOR BUSINESS  
SALES & MARKETING DIVISION**

16TH FL., SEVERANCE BLDG., 84-11,  
5-KA, NAMDAEMOON-RO, CHUNG-KU  
SEOUL, KOREA  
TEL: ····82(2)776-0114  
FAX: ····82(2)751-6061

**GUMI BRANCH**

5TH FL., SAMSUNG INSURANCE BLDG.,  
71, SONGJEONG-DONG, GUMI  
KYUNGSANGBUK-DO, KOREA  
TEL: ····82(546)457-2525  
FAX: ····82(546)457-2460

**SAMSUNG SEMICONDUCTOR INC.**

3655 NORTH FIRST STREET  
SAN JOSE, CA 95134, USA  
TEL: ····1(408)954-7000  
FAX: ····1(408)954-7286

**SAMSUNG SEMICONDUCTOR  
EUROPE GMBH**

AM UNISYSPARK 1,  
65843 SULZBACH/TS, GERMANY  
TEL: ····49(6196)58206  
FAX: ····49(6196)750345

**SAMSUNG ELECTRONICS JAPAN CO., LTD.**

HAMACHO CENTER BLDG.,  
31-1, NIHONBASHI-HAMACHO 2-CHOME,  
CHUO-KU, TOKYO 103, JAPAN  
TEL: ····81(3)5641-9850  
FAX: ····81(3)5641-9851

**SAMSUNG ELECTRONICS  
HONGKONG CO., LTD.**

65TH FL., CENTRAL PLAZA,  
18 HARBOUR ROAD,  
WANCHAI, HONG KONG  
TELEX: ···80303 SSTC HX  
TEL: ····852-2862-6900  
FAX: ····852-2866-1343

**SAMSUNG ELECTRONICS  
TAIPEI OFFICE**

TWTC INT'L TRADE BLDG., RM2508  
25F, NO.333, KEELUNG RD., SEC.1,  
TAIPEI, TAIWAN, R.O.C.  
TEL: ····886(2)757-7040  
FAX: ····886(2)757-7286

**SAMSUNG ELECTRONICS  
SINGAPORE PTE LTD.**

80, ROBINSON ROAD, #20-00,  
SINGAPORE 0106  
TEL: ····65-535-2808  
FAX: ····65-227-2792

**SAMSUNG ELECTRONICS CO., LTD.  
SHANGHAI OFFICE**

SUITE 4034,  
SHERATON HUATING HOTEL,  
1200 CAOXIBEILU, SHANGHAI  
200030, CHINA  
TEL: ····86(21)439-0707  
FAX: ····86(21)439-3798

