

RCA 1800
MICROPROCESSOR

**Binary Arithmetic Subroutines for
RCA COSMAC Microprocessors**

MPM-206

Suggested Price \$5.00

RCA 1800
MICROPROCESSOR

**Binary Arithmetic Subroutines for
RCA COSMAC Microprocessors**

MPM-206

Suggested Price \$5.00

**Binary Arithmetic Subroutines
for
RCA COSMAC Microprocessors**

RCA | Solid State Division | Somerville, N. J. 08876

Copyright 1976 by RCA Corporation
(All rights reserved under Pan-American Copyright Convention)

Printed in USA/6-76

Foreword

The RCA CDP1801 and CDP1802 COSMAC Microprocessors are CMOS 8-bit register-oriented central processing units. They are suitable for use in a wide range of stored-program computer systems and products. Often, their applications require extended precision arithmetic calculations with possible interfacing of the system to BCD-oriented peripheral hardware. For such applications, this Manual provides a set of 16-bit 2's complement arithmetic subroutines designed to be operated on the RCA COSMAC Microprocessors. Versions are supplied for use with either the RCA CDP1801 or CDP1802. A suitable selection from this set of subroutines may be made for the calculations required in a specific application.

The subroutines described in this Manual are also available in source language on a floppy diskette CDP18S826 for use with the RCA Floppy Disk System CDP18S800.

In this Manual, the 29 Binary Arithmetic Subroutines are described, first in general and then in detail. A Standard Call and Return Technique for facilitating their use is provided along with complete listings. Additionally, BCD-to-binary and binary-to-BCD conversions are described. As a tutorial aid, a sample program is also provided.

Users requiring additional information on the available hardware, firmware, and software support systems should refer to the COSMAC technical literature. Reference should be made to the device technical data sheets and to the following publications:

- MPM-201 User Manual for the RCA CDP1802 COSMAC Microprocessor
- MPM-202 Timesharing Manual for the RCA CDP1802 COSMAC Microprocessor
- MPM-203 Evaluation Kit Manual for the RCA CDP1802 COSMAC Microprocessor
- MPM-208 Operator Manual for the RCA COSMAC Development System
- MPM-101 User Manual for the CDP1801 COSMAC Microprocessor
- MPM-102 Program Development Guide for the CDP1801 COSMAC Microprocessor (Timesharing)

Information furnished by RCA is believed to be accurate and reliable. However, no responsibility is assumed by RCA for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of RCA.

Trademark(s) Registered ®
 Marca(s) Registrada(s)

Table of Contents


	Page
Foreword	3
Binary Arithmetic Subroutines	5
Introduction	5
Application	6
Basic Conventions	6
Subroutine Categories	7
Calling Sequence	8
Algorithms	8
Meaning of DF	8
Utility Routines	8
Defined Options	9
Timing	9
Detailed Description of Subroutines	11
Index by Category	11
Index - Alphabetically	11
Appendix A - Standard Subroutine Call and Return Technique	25
Appendix B (I) - Arithmetic Subroutine Listing for CDP1801	27
Appendix B (II) - Arithmetic Subroutine Listing for CDP1802	45
Appendix C - Sample Program	61

Binary Arithmetic Subroutines


Introduction

The Binary Arithmetic Subroutine Package given in this Manual is a set of 16-bit 2's complement arithmetic subroutines designed to be operated on a COSMAC microprocessor. The subroutines are coded in Level-I assembly language and require 1K-byte of memory space. These subroutines do not alter themselves and can be stored in Read-Only Memory. Different versions are available for the CDP1801 and CDP1802. The subroutines may be used individually or in any combination. Four arithmetic functions are included:


1. 16-bit 2's complement Addition:




2. 16-bit 2's complement Subtraction:




3. 16-bit 2's complement Multiplication which yields 32-bit result:



4. 32-bit 2's complement Division which yields 16-bit result:



BCD-to-binary and binary-to-BCD conversions together with utility routines (which can be used to save or restore the contents of registers) are provided.



Applications

Various applications of these subroutines are possible. For example, a user may enter BCD numbers from external devices, manipulate these numbers in 2's complement arithmetic functions, and finally output the result in BCD form back to external devices. A diagram of such an application is given in Fig. 1.




Fig. 1 — Example of microprocessor system using the arithmetic subroutine package.

It is possible to use the arithmetic function(s) only, as diagrammed in Fig. 2, or a combination of these subroutines to suit the user's needs.




Fig. 2 — Application using arithmetic functions only.

Basic Conventions

All of the subroutines in this package follow the call and return conventions described in the *User Manual for the RCA CDP1802 COSMAC Microprocessor (MPM-201)*. A stack area in RAM is also implied. Symbolic register names are used to permit custom modifications and register allocation. The standard registers' definitions and their functions are:

R(SP) = R2	.. The stack pointer.
R(PC) = R3	.. The program counter used by all the subroutines.
R(CALL) = R4	.. Pointer to CALL routine.
R(RETN) = R5	.. Pointer to RETURN routine.
R(LINK) = R6	.. Pointer to arguments passed from main program.
R(AR) = RA	.. Pointer to BCD digits in memory. Used in BCD conversion routines.
R(NR) = RB	.. Counter for the number of BCD digits. Used in BCD conversion routines.
R(CR) = RC	.. Scratchpad and counter. Used in multiply, divide and others.
R(MA) = RD	.. Pointer to the address of one of the two operands in add, subtract, multiply and divide operations.
R(MQ) = RE	.. 16-bit accumulator or sign extension. Used in multiplication and division to hold the most significant half of the product and dividend. It is also used to store the remainder after a divide operation.
R(AC) = RF	.. 16-bit accumulator. Used as one of the two operands for all computations.

Subroutine Categories

A list of the binary arithmetic subroutines by category together with a description of their functions follows.

The secondary subroutines shown are used internally by the other subroutines only. Their functions, therefore,

will not be described in further detail. For the interested user, commented coding is provided on the actual listing of the binary arithmetic subroutine package. These secondary routines are relatively short and self-explanatory.

I. ADDITION

NAME	ARGUMENT	FUNCTION
ADDOP	aaaa	R(AC)+M(OPERAND POINTER) → R(AC)
ADD	---	R(AC)+OPERAND → R(AC)
ADDCON	nnnn	R(AC)+CONSTANT → R(AC)
ADDST	---	R(AC)+two bytes on stack → R(AC)

II. SUBTRACTION

SDOP	aaaa	M(OPERAND POINTER)-R(AC) → R(AC)
SD	---	OPERAND-R(AC) → R(AC)
SDCON	nnnn	CONSTANT-R(AC) → R(AC)
SMOP	aaaa	R(AC)-M(OPERAND POINTER) → R(AC)
SM	---	R(AC)-OPERAND → R(AC)

III. MULTIPLICATION

MPYOP	aaaa	R(AC)*M(OPERAND POINTER) → [R(MQ);R(AC)]
MPY	---	R(AC)*OPERAND → [R(MQ);R(AC)]

IV. DIVISION

DIVOP	aaaa	[R(MQ);R(AC)]/M(OPERAND POINTER) → R(AC)
DIV0	---	zero divide check and sign extension
DIV	---	quotient overflow check
DIVQ	---	[R(MQ);R(AC)]/OPERAND → R(AC)

V. BINARY-CODED-DECIMAL NUMBER CONVERSION

CBD	aaaa.nn	Binary in R(AC) → BCD
CDB	aaaa.nn	BCD → Binary in R(AC)

VI. UTILITY ROUTINES

PUSHAC	---	R(AC) → stack
PUSHCQ	---	R(MQ),R(MA),R(CR) → stack
POPAC	---	stack → R(AC)
POP	---	stack → discard
POPCQ	---	stack → R(MQ),R(MA),R(CR)
LOADOP	aaaa	M(OPERAND POINTER) → R(AC)
LOAD	---	OPERAND → R(AC)
LODCON	nnnn	CONSTANT → R(AC)
STOROP	aaaa	R(AC) → M(OPERAND POINTER)
STORE	---	R(AC) → OPERAND
COMPOP	aaaa	If R(AC) ≥ M(OPERAND POINTER) then 1 → DF
COMP	---	If R(AC) ≥ OPERAND then 1 → DF
TEST	---	compare R(AC) with 0
SWAPAQ	---	R(AC) ↔ R(MQ)

VII. SECONDARY ROUTINES

DABS*	ABS[R(MQ)]	ABS(OPERAND) → R(MQ)
DSM*		entry point of DABS
DVA*		entry point of DABS
DSHL*		MQ*2 → MQ
DZS		clear memory locations for BCD

NOTES:

aaaa is two bytes address of operand. * found in CDP1801 version only.
nnnn is two bytes constant literal.

Calling Sequence

The calling sequences of the subroutines are similar; the only differences are the nature of their arguments.

Some routines deal implicitly with an operand on the stack, or with an operand pointed to by the address register. Some fetch the address of the operand from the call sequence argument list, and others fetch the actual argument from the call sequence. Typically, a routine which fetches the address of an operand is used if the operand is a variable. On the other hand, a routine that fetches the actual argument is used if the operand is a constant. For instance, if the function $A=B/C+5$ is to be performed, the calling sequence of the divide and add routines could be:

```
SEP CALL
,A(DIVOP)    .. assume [R(MQ);R(AC)] con-
              .. tain the variable B.
,A(C)        .. address of the variable C in
              .. memory.
              .. now R(AC) contains the quo-
              .. tient of the
              .. operation B/C.
SEP CALL
,A(ADDCON)   ..
,X'0005'     .. the constant 5 is to be added
              .. to the
              .. quotient of B/C stored in
              .. R(AC) previously.
              .. now R(AC) contains B/C+5
```

Algorithms

The add and subtract routines use ordinary 2's complement add and subtract methods. For multiplication, the add-shift algorithm is implemented. The divide routine uses the nonrestoring method. These algorithms can be found in computer arithmetic books. For example, see *Digital Computer Design Fundamentals* by Yaohan Chu, McGraw-Hill Book Company.

The BCD-to-binary conversion is accomplished by taking the digits in order, starting with the most significant, and adding them to ten times the previous partial result—successively.

The binary-to-BCD conversion for the CDP1801 is implemented in the reverse order. The binary number in register AC is divided by ten successively until R(AC) becomes zero. On each iteration, the remainder is the corresponding BCD digit starting from the least significant. DZS is an internal subroutine used to initialize all the digits to zero.

The implementation of the binary-to-BCD conversion for the CDP1802 is faster than that for the CDP1801. It is described in the book referenced above.

Meaning of DF

The add, subtract, divide, BCD-to-binary conversion, and binary-to-BCD conversion routines affect DF. The DF is set if the result has overflowed. Since no overflow condition is possible for multiplication, the multiply routine sets DF if the product is greater than 16 bits. Some of the subroutines also use DF to indicate the terminal condition of an operation. For example, the compare subroutine sets DF if the content of R(AC) is greater than or equal to the operand pointed to by register MA. Thus, it is assumed and is essential that the subroutine linkage routines do not alter the state of DF. The "Standard Subroutine Call and Return Technique" is assumed. Appendix A contains a listing typical of these programs.

Utility Routines

Four of the general registers R(AC), R(MQ), R(MA), and R(CR), are used by various routines. For programs that need these registers, special routines have been included which save them on the stack, and later restore them. Accordingly, the register save and restore routines are completely independent. In particular, these routines are partitioned into two sets: routines to push and pop the accumulator, and routines to push and pop the other three registers as a block. The separate routines for the accumulator permit intermediate results to be saved on the stack for later use in computation. In addition, a routine is provided to swap or exchange the accumulator with the accumulator extension, which is used in multiplication and division.

It is assumed that the stack pointer normally points to one byte above the first of two bytes stored by the subroutine call operation (i.e., the last pushed, having the lower memory address), and that these two bytes are normally popped off by the return operation. Note that this assumption is consistent with the standard subroutine linkage conventions. Thus, to save data on the stack, the data must be inserted beneath those first two bytes, so that when they are popped off, the saved data will be on top. Similarly, when the data is to be recovered, it must be fetched from beneath the top two bytes, then the gap closed up. One of the entries to the binary add routine also permits using the virtual top of the stack as one operand (that is, the top of the stack as seen by the calling program).

Defined Options

Some of the lines in the listing have one or more flags on the right margin. They consist of a symbol enclosed within parentheses. These symbols are used to flag "Defined Options" which are specified in the notes to follow. Usually to invoke a particular option, all of the lines flagged by the same character are altered in some specified way.

(@) Separate Stack

While it is expected that the user will utilize the standard subroutine linkage, there is no requirement that the stack pointer used for the binary arithmetic be the same as that for the subroutine linkage. Since some of these routines do not themselves make use of the call linkages, it is not always necessary to use a stack for the calls. If a stack is not needed, subroutines PUSHCO, PUSHAC, POPCQ and POPAC are inappropriate. If their functions are desired, the routines must be rewritten omitting the operation of slicing off the top of the stack and working under it (actually this results in the routines being trivially simple, so the user should have no difficulty recoding them). If the arithmetic from the top of the stack is still a desirable feature, the lines flagged by (@) must be deleted, so that R(MA) will point to the actual top of the stack.

(0) 16-Bit Dividend

By retaining the lines so flagged, and deleting the lines flagged (/), the divide routine will assume that all dividends fit entirely into the R(AC), and that error conditions can occur only if the divisor is zero.

(/) 32-Bit Dividend

By retaining the lines so flagged, and deleting the lines flagged (0), the divide routine will assume that all dividends occupy the full 32 bits of the R(AC) and R(MQ), and that a divide fault is possible only if the quotient result of the dividend divided by the divisor would exceed the 16 bits of the R(AC), or if the divisor is zero (which is equivalent to an infinite quotient).

(0) (/) No Divide Check

By deleting all the lines flagged by either (0) or (/), the divide routine will perform no testing on the possibility of a divide fault. This deletion poses the simple hazard that the numbers resulting from the operation will be meaningless if a divide fault occurs, and no indication of the error will be returned to the calling routine. Note that in this option, the dividend is assumed to be 32 bits.

If the user needs to make alterations to the routines, or if some are omitted, their placement in memory may need changing to eliminate possible branches out of page.

Timing

Timing measurements, given in Fig. 3, were taken on the arithmetic and code conversion subroutines. For the CDP1801 version, the speed is limited by the size of the program since the objective is to fit the total package into 1-K of memory. However, with the CDP1802 instruction set, it is possible to meet this memory space requirement while optimizing for speed. All the measurements were based on a clock rate of 2 MHz. The actual timing can be rescaled depending on the user's application system clock rate. For instance, if the CDP1802 is operated at a 6-MHz clock rate, the time shown is reduced by a factor of three.

I. Arithmetic Functions

	ADD	SUBTRACT	MULTIPLY	DIVIDE
Best:	0.152 ms	0.168 ms	3.112 ms	13.80 ms
Worst:	0.264 ms	0.32 ms	9.782 ms	16.15 ms

II. BCD \rightleftharpoons BINARY

	BINARY - BCD	BCD - BINARY
Best:	15.36 ms	5.84 ms
Worst:	73.48 ms	29.76 ms

Fig. 3(a)—Timing measurements for the RCA CDP1801 COSMAC Microprocessor (based on 2-MHz clock rate).

I. Arithmetic Functions

	ADD	SUBTRACT	MULTIPLY	DIVIDE
Best:	0.136 ms	0.128 ms	2.792 ms	4.496 ms
Worst:	0.224 ms	0.256 ms	4.223 ms	5.856 ms

II. BCD \rightleftharpoons BINARY

	BINARY - BCD	BCD - BINARY
Best:	4.37 ms	0.31 ms
Worst:	9.27 ms	2.67 ms

Fig. 3(b)—Timing measurements for the RCA CDP1802 COSMAC Microprocessor (based on 2-MHz clock rate).

Detailed Description of Subroutines

The following material provides a detailed description of each subroutine and how it is used. For ease of use this information is given in a standard format which includes the subroutine identification, its function, the calling

procedure, the registers used, other subroutines used, the meaning of DF on return, the number magnitude, the time range for the subroutine, its length in bytes, and, where helpful, an example.

Index by Category		Index - Alphabetically	
Subroutine	Page	Subroutine	Page
I. ADDITION		ADD	12
ADDOP	12	ADDCON	12
ADD	12	ADDOP	12
ADDCON	12	ADDST	13
ADDST	13	CBD	18
II. SUBTRACTION		CDB	19
SDOP	13	COMP	22
SD	13	COMPOP	22
SDCON	14	DIV	16
SMOP	14	DIVO	16
SM	14	DIVOP	16
III. MULTIPLICATION		DIVQ	16
MPYOP	15	LOAD	21
MPY	15	LOADOP	21
IV. DIVISION		LODCON	21
DIVOP	16	MPY	15
DIVO	16	MPYOP	15
DIV	16	POP	20
DIVQ	16	POPAC	20
V. BINARY-CODED-DECIMAL NUMBER CONVERSION		POPCQ	20
CBD	18	PUSHAC	20
CDB	19	PUSHCQ	20
VI. UTILITY ROUTINES		SD	13
PUSHAC	20	SDCON	14
PUSHCQ	20	SDOP	13
POPAC	20	SM	14
POP	20	SMOP	14
POPCQ	20	STORE	22
LOADOP	21	STOROP	22
LOAD	21	SWAPAQ	23
LODCON	21	TEST	23
STOROP	22		
STORE	22		
COMPOP	22		
TEST	23		
SWAPAQ	23		

1. Subroutine: ADDOP
ADD

2. Function:
ADDOP and ADD are two entries of a subroutine that add the content of R(AC) and a two-byte operand in memory pointed to by R(MA). The sum is stored in R(AC).
ADDOP fetches the address of operand from the calling program and stores it in R(MA).
ADD assumes the address of operand is already in R(MA).

3. Calling Procedure:
... enter from ADDOP
SEP CALL
,A(ADDOP)
,A(OPR) ... where OPR is
... the address of the
... operand.
... enter from ADD
SEP CALL
,A(ADD) ... R(MA) contains the address of
... operand.

4. Registers Used:
R(LINK) for ADDOP only, R(MA), R(AC), R(SP).

5. Other Subroutines Used:
ADDOP : should be followed in memory by ADD.
ADD : none

6. On Return:
DF = 0 means addition was successful.
DF = 1 means the sum has exceeded the maximum or minimum range of representable numbers.

7. Number:
Representation: Signed 2's complement
Width: 16 bits
Range: $8000 \leq \text{number}_{16} \leq 7FFF$
 $-32768 \leq \text{number}_{10} \leq 32767$

8. Time:
CLOCK RATE: 2 MHz 6.4 MHz
CDP1801 Best 0.152 — ms
Worst 0.264 — ms
CDP1802 Best 0.136 0.042 ms
Worst 0.192 0.060 ms

9. Length:

	CDP1801 version	CDP1802 version	bytes
ADDOP	41	26	bytes
ADD	37	22	bytes

10. Example:
... assume AC = FFFE (= -2);
... assume M(OPR) = #0001
... enter from ADDOP
SEP CALL
,A(ADDOP)
,A(OPR) ... address of operand
[code] ... R(AC) is now FFFF (= -1)
... with DF = 0

1. Subroutine: ADDCON

2. Function:
This subroutine adds the content of R(AC) to the two-byte constant passed from the calling program. The sum is placed in R(AC).

3. Calling Procedure:
SEP CALL
,A(ADDCON)
,X'nnnn' ... where nnnn is the
... constant to be added to R(AC).

4. Registers Used:
R(LINK), R(MA), R(AC), R(SP).

5. Other Subroutine Used:
ADD

6. On Return:
DF = 0 means addition was successful.
DF = 1 means the sum exceeded the maximum or minimum range of representable numbers.

7. Number:
Representation: Signed 2's complement
Width: 16 bits
Range: $8000 \leq \text{number}_{16} \leq 7FFF$
 $-32768 \leq \text{number}_{10} \leq 32767$

8. Time:
CLOCK RATE: 2 MHz 6.4 MHz
CDP1801 Best 0.208 — ms
Worst 0.288 — ms
CDP1802 Best 0.192 0.060 ms
Worst 0.216 0.067 ms

9. Length:

	CDP1801 version	CDP1802 version	bytes
	45	30	bytes

1. Subroutine: ADDST

2. Function:
ADDST adds the content of R(AC) to the top two bytes of stack. These two bytes should be stored in a sequence such that the more significant part is on the top and the less significant part is at the bottom.

3. Calling Procedure:
SEP CALL
,A(ADDST) ... 2-byte constant is stored
... on top of stack.

4. Registers Used:
R(LINK), R(MA), R(AC), R(SP).

5. Other Subroutine Used:
ADD

6. On Return:
DF = 0 means addition was successful.
DF = 1 means the sum exceeded the maximum or minimum range of representable numbers.

7. Number:
Representation: Signed 2's complement
Width: 16 bits
Range: $8000 \leq \text{number}_{16} \leq 7FFF$ or
 $-32768 \leq \text{number}_{10} \leq 32767$

8. Time:
CLOCK RATE: 2 MHz 6.4 MHz
CDP1801 Best 0.218 — ms
Worst 0.298 — ms
CDP1802 Best 0.204 0.064 ms
Worst 0.224 0.070 ms

9. Length:

	CDP1801 version	CDP1802 version	bytes
	46	31	bytes

1. Subroutine: SDOP
SD

2. Function:
SDOP and SD are two different entries of a subroutine that subtract R(AC) from the contents of two bytes in memory that is pointed to by R(MA).
SDOP fetches the address of minuend from the calling program and stores it in R(MA).
SD assumes the address of minuend is already in R(MA).

3. Calling Procedure:
... to enter from SDOP
SEP CALL
,A(SDOP)
,A(MINU) ... where MINU is the address
... of the minuend.
... to enter from SD
SEP CALL
,A(SD) ... the address of minuend should be
... in R(MA).

4. Registers Used:
R(LINK) for SDOP only, R(MA), R(AC), R(SP).

5. Other Subroutines Used:
SDOP: should be followed in memory by SD.
SD : none

6. On Return:
DF = 0 means subtraction was successful.
DF = 1 means subtraction was unsuccessful because the difference has exceeded the maximum or minimum range of representable numbers.

7. Number:
Representation: Signed 2's complement
Width: 16 bits
Range: $8000 \leq \text{number}_{16} \leq 7FFF$ or
 $-32768 \leq \text{number}_{10} \leq 32767$.

8. Time:
CLOCK RATE: 2 MHz 6.4 MHz
CDP1801 Best 0.168 — ms
Worst 0.256 — ms
CDP1802 Best 0.128 0.040 ms
Worst 0.184 0.057 ms

9. Length:

	CDP1801 version	CDP1802 version	bytes
SDOP	35	24	bytes
SD	31	20	bytes

10. Example:
[code] ... assume R(AC) = X'000A'
... assume M(MINU) = X'0005'
SEP CALL
,A(SDOP) ... enter from SDOP
,A(MINU) ... address of minuend will be
... fetched by SDOP
[code] ... R(AC) is now FFFB (= -0005)
... with DF = 0.

- 1. Subroutine:** SDCON
- 2. Function:** This subroutine subtracts AC from a 16-bit constant and stores the difference in AC.
- 3. Calling Procedure:**
SEP CALL
,A(SDCON)
,X'nnnn' ... where nnnn is the constant.
- 4. Registers Used:** R(LINK), R(MA), R(AC), R(SP).
- 5. Other Subroutine Used:** SD
- 6. On Return:**
DF = 0 means subtraction was successful.
DF = 1 means subtraction was unsuccessful because the difference exceeded the maximum or minimum range of representable numbers.
- 7. Number:**
Representation: Signed 2's complement
Width: 16 bits
Range: $8000 \leq \text{number}_{16} \leq 7FFF$ or $-32768 \leq \text{number}_{10} \leq 32767$
- 8. Time:**
- | CLOCK RATE: | 2 MHz | 6.4 MHz | | |
|---------------|-------|---------|----|--|
| CDP1801 Best | 0.216 | — | ms | |
| CDP1801 Worst | 0.272 | — | ms | |
| CDP1802 Best | 0.184 | 0.057 | ms | |
| CDP1802 Worst | 0.208 | 0.065 | ms | |
- 9. Length:**
- | | CDP1801 version | CDP1802 version | bytes |
|--|-----------------|-----------------|-------|
| | 39 | 28 | |
- 10. Example:**
[code] ... assume R(AC) = X'0002'
SEP CALL
,A(SDCON)
,X'0002' ... constant is X'0005'
,[code] ... R(AC) is now X'0003' with DF = 0

- 1. Subroutine:** SMOP
SM
- 2. Function:** SMOP and SM are two different entries of a subroutine that subtract the contents of two bytes in memory, which is pointed to by R(MA), from R(AC). SMOP fetches the address of subtrahend from the calling program and stores it in R(MA). SM assumes the address of subtrahend is already in R(MA).
- 3. Calling Procedure:**
... to enter from SMOP
SEP CALL
,A(SMOP)
,A(SUBT) ... where SUBT is the address of the subtrahend.
... to enter from SM
SEP CALL
,A(SM) ... R(MA) should contain the address of subtrahend.
- 4. Registers Used:** R(LINK) for SMOP only, R(MA), R(AC), R(SP).
- 5. Other Subroutines Used:**
SMOP: should be followed in memory by SM.
SM : none
- 6. On Return:**
DF = 0 means subtraction was successful.
DF = 1 means subtraction was unsuccessful because the difference has exceeded the maximum or minimum range of representable numbers.
- 7. Number:**
Representation: Signed 2's complement
Width: 16 bits
Range: $8000 \leq \text{number}_{16} \leq 7FFF$ or $-32768 \leq \text{number}_{10} \leq 32767$
- 8. Time:**
- | CLOCK RATE: | 2 MHz | 6.4 MHz | | |
|---------------|-------|---------|----|--|
| CDP1801 Best | 0.216 | — | ms | |
| CDP1801 Worst | 0.320 | — | ms | |
| CDP1802 Best | 0.192 | 0.060 | ms | |
| CDP1802 Worst | 0.256 | 0.080 | ms | |
- 9. Length:**
- | | CDP1801 version | CDP1802 version | bytes |
|------|-----------------|-----------------|-------|
| SMOP | 49 | 34 | |
| SM | 45 | 30 | |
- 10. Example:**
[code] ... assume M(100; 101) = 0001 and R(MA) = 0100 and R(AC) = 8000
SEP CALL
,A(SM) ... take SM entry
[code] ... DF = 1
... difference exceeded the maximum range of negative number

- 1. Subroutine:** MPYOP
MPY
- 2. Function:** MPYOP and MPY are two different entries of a subroutine that multiply R(AC) by the contents of two bytes in memory which are pointed to by R(MA). The product is placed in R(MQ) and R(AC) with the highest bit of R(MQ) as the sign bit and the lowest bit of R(AC) as the least significant bit.
MPYOP fetches the address of multiplier from the calling program and stores it in R(MA).
MPY assumes the address of multiplier is already in R(MA).
- 3. Calling Procedure:**
... to enter from MPYOP
SEP CALL
,A(MPYOP)
,A(MPLR) ... where MPLR is the address of the multiplier.
... to enter from MPY
SEP CALL
,A(MPY) ... the address of multiplier should be in R(MA).
- 4. Registers Used:** R(LINK) for MPYOP only, R(MA), R(MQ), R(AC), R(CR).
- 5. Other Subroutines Used:**
MPYOP: should be followed in memory by MPY.
MPY : DSM, DVA (for CDP1801 version only).
- 6. On Return:**
DF = 0 means product ≤ 16 bits
DF = 1 means product > 16 bits

- 7. Number:**
Representation: Signed 2's complement
Width: Multiplicand and Multiplier: 16 bits
Product: 32 bits
Range: Multiplicand and Multiplier: $8000 \leq \text{number}_{16} \leq 7FFF$ or $-32768 \leq \text{number}_{10} \leq 32767$
Product: $C0008000 \leq \text{number}_{16} \leq 40000000$ or $-1073709056 \leq \text{number}_{10} \leq 1073741824$
- 8. Time:**
- | CLOCK RATE: | 2 MHz | 6.4 MHz | | |
|---------------|-------|---------|----|--|
| CDP1801 Best | 3.112 | — | ms | |
| CDP1801 Worst | 9.782 | — | ms | |
| CDP1802 Best | 2.792 | 0.872 | ms | |
| CDP1802 Worst | 4.223 | 1.320 | ms | |
- 9. Length:**
- | | CDP1801 version* | CDP1802 version | bytes |
|-------|------------------|-----------------|-------|
| MPYOP | 131 | 81 | |
| MPY | 127 | 77 | |
- *Including secondary subroutines.
- 10. Example:**
[code] ... assume M(MPLR) = X'0001'
... assume R(AC) = FFFF (= -0001)
SEP CALL
,A(MPYOP) ... enter from MPYOP
,A(MPLR)
[code] ... [R(MQ); R(AC)] = FFFFFFFF (= -1)
... with DF = 0 since the magnitude of product is less than 15 bits

1. Subroutine: **DIVOP**
DIV0
DIV
DIVQ

2. Function:
DIVOP, DIV0, DIV, DIVQ are four different entries of a subroutine which divide the contents of [R(MQ); R(AC)] by the contents of two bytes in memory pointed to by R(MA).

Upon returning from the subroutine, R(AC) contains the quotient and R(MQ) contains the remainder.

DIVOP fetches the address of divisor from the calling program and stores it in R(MA).

DIV0 assumes the address of divisor is already in R(MA) and the magnitude of dividend does not exceed 15 bits. It extends the sign bit of R(AC) into R(MQ), and does a divide check (divisor = 0).

DIV also assumes the address of divisor is already in R(MA). It checks dividend against divisor to make sure that the magnitude of quotient will not exceed 15 bits. The divisible numbers are shown on the following page.

DIVQ assumes R(MA) contains the address of divisor. It divides [R(MQ); R(AC)] by the operand in memory which is pointed to by R(MA). When returning to the calling program, R(AC) contains the quotient with remainder stored in R(MQ). This entry does not check condition; hence, it is the user's responsibility to determine if the quotient is meaningful.

3. Calling Procedure:

```

.. enter from DIVOP
SEP CALL
.A(DIVOP)
.A(DIVR) .. where DIVR is the
.. address of divisor.
.. enter from the other entry points
SEP CALL
.A(DIV0) .. or DIV, or DIVQ
.. the address of divisor
.. should be in MA.
    
```

4. Registers Used:

DIVOP: R(LINK), R(MA).
 DIV0: R(MA), R(AC), R(MQ).
 DIV: R(CR), R(MQ), R(AC), R(MA).
 DIVQ: R(CR), R(MQ), R(AC), R(MA), R(SP).

5. Other Subroutines Used:

DIVOP: The code should fall through DIV0 and DIVQ if zero divide check and sign extension option (which is performed by DIV0) is chosen.

Alternatively, the code could fall through DIV and DIVQ if the option of quotient overflow check is selected.

DIV0: The code should fall through DIV, DIVQ.

DIV: (1) The code should fall through DIVQ.
 (2) DSHL, DABS (for CDP1801 only).

DIVQ: DSHL, DABS (for CDP1801 only).

6. On Return:

DF = 0 means division was successful.

DF = 1 means:

- (1) If subroutines are in sequence of DIVOP, DIV0, DIVQ, or DIV0, DIVQ: Division was unsuccessful because [R(MQ); R(AC)] division by 0 was attempted.
- (2) If subroutines are in sequence of DIVOP, DIV, DIVQ or DIV, DIVQ: Division was unsuccessful because the magnitude of dividend is too large and, consequently, R(AC) will overflow.

The contents of R(MQ) and R(AC) are not changed if DF is set to 1.

7. Number:

Representation: Signed 2's complement
 Width: Dividend: 32 bits
 Divisor, Quotient, Remainder: 16 bits
 Range: Dividend (absolute):
 $C0000001 \leq \text{number}_{16} \leq 400007FFF$
 $-1073741823 \leq \text{number}_{10} \leq 1073774591$
 Divisor, Remainder, Quotient:
 $8000 \leq \text{number}_{16} \leq 7FFF$
 $-32768 \leq \text{number}_{10} \leq 32767$

8. Time:

CLOCK RATE:	2 MHz	6.4 MHz	
CDP1801 Best	13.38	-	ms
CDP1801 Worst	15.76	-	ms
CDP1802 Best	4.496	1.405	ms
CDP1802 Worst	5.856	1.830	ms

9. Length:

The numbers indicated here are the lengths of each entry of the divide subroutine. Thus, the actual length of the subroutine should be the sum of the entries that are used.

	CDP1801 version	CDP1802 version	
DIVOP	4	4	bytes
DIV0	20	18	bytes
DIV	170	168	bytes
DIVQ	173	114	bytes

10. Example 1:

```

[code] .. assume M(DIVR) = X'0003'
.. assume R(AC) = X'000A'
.. enter DIVOP, DIV0, DIVQ


SEP CALL
.A(DIVOP) .. followed by DIV0, DIVQ
.A(DIVR) .. address of divisor
[code] .. [R(MQ); R(AC)] is now 00010003
.. where remainder = 0001
.. and quotient = 0003
.. with DF = 0
    
```

Example 2:

```

[code] .. assume M(DVSR) = X'0002'
[code] .. and [R(MQ); R(AC)] = 00500001
.. enter DIVOP, DIV, DIVQ

SEP CALL
.A(DIVOP) .. followed by DIV, DIVQ
.A(DVSR) .. address of divisor
[code] .. DF = 1 since [R(MQ); R(AC)]
.. (= 00500001) divided by
.. 0002 would result in
.. overflow of AC (Quotient
.. is too large to be able to
.. store in 16 bits)
    
```



Shaded area indicates divisible numbers.


- 1. Subroutine:** CBD
- 2. Function:** CBD converts the signed 2's complement number in R(AC) to binary-coded-decimal (BCD) numbers. The address for the storing is a two-byte hex number passed from the calling program. The number of digits (including sign) of this BCD number is a one-byte hexadecimal number passed also from the calling program to CBD. On return, the BCD result is stored in a sequence such that the sign of the BCD numbers is followed for the CDP1801 version by the least significant digit, followed by the second least significant digit, and for the CDP1802 version, by the most significant digit, followed by the second most significant digit, etc.
- 3. Calling Procedure:**
 SEP CALL
 ,A(CBD) .. address for BCD result
 ,A(BCD) .. where nn is a one-byte
 #nn .. constant in hex to indicate
 .. the maximum number of
 .. digits for result (including
 .. sign).
- 4. Registers Used:**
 R(LINK), R(AR), R(NR), R(AC), R(MA).
- 5. Other Subroutines Used:**
 SDCON } For CDP1801 version only.
 DZS }
 PUSHAC }
 DIVQ }

- 6. On Return:**
 DF = 0 means conversion was successful.
 DF = 1 means the number of digits of BCD (and sign) is larger than the length argument passed from the calling program. (Overflowed!)
- 7. Number:**
 Representation: Signed 2's complement R(AC).
 Width: R(AC): 16 bits
 BCD: $2 \leq \text{length} \leq 6$
 Range: $8000 \leq \text{AC} \leq 7FFF$
 $-32768 \leq \text{BCD} \leq 32767$
 Sign of BCD: #0B = +
 #0D = -
- 8. Time:**
- | | CLOCK RATE: | 2 MHz | 6.4 MHz | |
|---------|-------------|-------|---------|----|
| CDP1801 | Best | 15.36 | - | ms |
| | Worst | 73.48 | - | ms |
| CDP1802 | Best | 4.37 | 1.366 | ms |
| | Worst | 9.27 | 2.897 | ms |
- 9. Length:**
- | | CDP1801 | CDP1802 | |
|--|----------|---------|-------|
| | version* | version | bytes |
| | 339 | 83 | |


*Including secondary subroutines.

- 10. Example:**
 .. assume AC = FFE0 -32₁₀
 .. assume BCD is to be stored in memory
 .. starting at address A(RSLT).
- SEP CALL
 ,A(CBD)
 ,A(RSLT) .. address of BCD to be stored
 #05 .. only three digit locations will be used.
 The last two locations will be cleared to zeros.
 .. the BCD number will be stored in memory pointed to
 .. by R(AR).

For the CDP1801 version, the above conversion will produce the following:



For the CDP1802 version, the above conversion will produce the following:




- 1. Subroutine:** CDB
- 2. Function:** CDB converts the binary-coded-decimal (BCD) number stored in memory, whose address is passed from the calling program, into a signed 2's complement number and stores it in R(AC). The length of the BCD number, i.e., the number of digits and the sign, is a one-byte argument that is also passed from the calling program. The BCD number should be stored in memory in a sequence such that the first byte is the sign and, for the CDP1801, the second byte is the least significant digit, the third byte is the second least significant digit, etc.; for the CDP1802, the second byte is the most significant digit, the third byte is the second most significant digit, etc.
- The sign of this BCD number is represented by #0B(+) and #0D(-).
- 3. Calling Procedure:**
 SEP CALL
 ,A(CDB)
 ,A(BCD number) .. address of the BCD number
 #nn .. length of the BCD, includes
 .. sign.
- 4. Registers Used:**
 R(LINK), R(AR), R(NR), R(AC).


- 5. Other Subroutines Used:**
 PUSHAC }
 LODCON } For CDP1801 version only.
 STORE }
 ADDST }
 SDCON }
 MPY }
- 6. On Return:**
 DF = 0 means conversion was successful.
 DF = 1 means conversion failed because the BCD number is either too large or too small to be representable as a signed 16-bit 2's complement number.
- 7. Number:**
 Representation: Signed 2's complement R(AC).
 Width: R(AC): 16 bits
 BCD: $2 \leq \text{length} \leq 6$
 Range: $8000 \leq \text{R(AC)} \leq 7FFF$
 $-32768 \leq \text{BCD} \leq 32767$
- 8. Time:**
- | | CLOCK RATE: | 2 MHz | 6.4 MHz | |
|---------|-------------|-------|---------|----|
| CDP1801 | Best | 5.84 | - | ms |
| | Worst | 29.24 | - | ms |
| CDP1802 | Best | 0.31 | 0.097 | ms |
| | Worst | 2.67 | 0.834 | ms |
- 9. Length:**
- | | CDP1801 | CDP1802 | |
|--|----------|---------|-------|
| | version* | version | bytes |
| | 342 | 107 | |

*Including secondary subroutines.

- 10. Example:**
 .. assume the BCD number, +1536, is to be
 .. converted to signed 2's complement number
 .. and the BCD is stored in the memory as



for the CDP1801 version, or



for the CDP1802 version.

where X is ignored by CDB, i.e., the BCD digits can be stored as ASCII numbers.

- SEP CALL
 ,A(CDB)
 ,A(BCD) .. address of BCD
 #05 .. 4 digits + sign = length of BCD
 .. R(AC) now contains 0600₁₆(= 1536₁₀)

1. Subroutine: PUSHAC
2. Function: This subroutine pushes the content of R(AC) onto stack with R(AC).1 on the top and R(AC).0 at the bottom. Upon returning, R(MA) is left pointing to R(AC).1 (one byte below the top of the stack, i.e., R(MA) = R(SP)+1).
3. Calling Procedure: SEP CALL
 .A(PUSHAC)
4. Registers Used: R(MA), R(AC), R(SP).
5. Other Subroutine Used: None
6. On Return: DF is not changed by PUSHAC.
7. Length:

CDP1801	CDP1802	
version	version	
21	19	bytes

1. Subroutine: POPAC
2. Function: POPAC pops the top two bytes off the stack and stores them in R(AC).1 and R(AC).0. On return, R(MA) is left pointing to the byte below the top of the stack, i.e., R(MA) = R(SP)+1.
 POP is another entry of the subroutine which pops two bytes off the stack without storing them in R(AC).
3. Calling Procedure: SEP CALL
 .A(POPAC) . . . or POP
4. Registers Used: R(MA), R(AC) for POPAC only, R(SP).
5. Other Subroutine Used: None
6. On Return: DF = 0 means the top two bytes were not stored in R(AC).
 DF = 1 means R(AC) contains the top two bytes of stack.
7. Length:

	CDP1801	CDP1802	
	version	version	
POPAC	29	26	bytes
POP	25	23	bytes

1. Subroutine: PUSHCQ
2. Function: PUSHCQ pushes the contents of R(CR), R(MA), R(MQ) onto stack. R(MQ).1, R(MQ).0, R(MA).1, R(MA).0, R(CR).1, R(CR).0 are stored from top to bottom accordingly. R(MA) is changed by PUSHCQ.
3. Calling Procedure: SEP CALL
 .A(PUSHCQ)
4. Registers Used: R(CR), R(MA), R(MQ), R(SP), R(MA) is changed by PUSHCQ).
5. Other Subroutine Used: None
6. On Return: DF is not changed by PUSHCQ.
7. Length:

CDP1801	CDP1802	
version	version	
33	28	bytes

1. Subroutine: POPCQ
2. Function: POPCQ pops each of the top six bytes of the stack into R(MQ).1, R(MQ).0, R(MA).1, R(MA).0, R(CR).1, R(CR).0 in sequence.
3. Calling Procedure: SEP CALL
 .A(POPCQ)
4. Registers Used: R(MQ), R(MA), R(CR), R(SP).
5. Other Subroutine Used: None
6. On Return: DF is not changed by POPCQ.
7. Length:

	CDP1801	CDP1802	
	version	version	
	32	30	bytes

1. Subroutine: LOADOP
2. Function: LOADOP and LOAD are entries to a subroutine that load the contents of memory (two bytes), whose high order byte is pointed to by R(MA), into R(AC). R(MA) is incremented twice by LOAD. LOADOP fetches the address of the operand and stores it into R(MA) and then does a LOAD. LOAD assumes R(MA) is pointing to operand.
3. Calling Procedure: . . . enter from LOADOP
 SEP CALL
 .A(LOADOP)
 .A(OPR) . . . Load M(OPR) and M(OPR+1) into R(AC)
 . . . enter from LOAD
 SEP CALL
 .A(LOAD) . . . Load M[R(MA)] and M[R(MA)+1] into R(AC)
4. Registers Used: R(LINK) for LOADOP only, R(MA), R(AC).
5. Other Subroutines Used: LOADOP: should be followed by LOAD.
 LOAD: none.
6. On Return: DF is not changed by LOADOP or LOAD.
7. Length:

	CDP1801	CDP1802	
	version	version	
LOADOP:	9	9	bytes
LOAD:	5	5	bytes

8. Example: . . . assume M(OPR) contains X'AB'
 . . . assume M(OPR+1) contains X'CD'
 SEP CALL
 .A(LOADOP)
 .A(OPR) . . . address of ABCD
 . . . R(AC) now contains ABCD
 . . . R(MA) contains A(OPR+2)

1. Subroutine: LODCON
2. Function: LODCON loads the two-byte constant following the subroutine call into register AC.
3. Calling Procedure: SEP CALL
 .A(LODCON)
 .X'nnnn' . . . the constant
 [code]
4. Registers Used: R(LINK), R(AC).
5. Other Subroutine Used: None
6. On Return: DF is not changed by LODCON.
7. Length:

	CDP1801	CDP1802	
	version	version	
	5	5	bytes

1. Subroutine: **STOROP**
STORE
2. Function:
STOROP and STORE are entries of a subroutine which stores the contents of R(AC) into the memory locations pointed to by R(MA). On return, R(MA) is pointing to the next 16-bit word, i.e., R(MA) is incremented twice.
STOROP fetches the address of the operand and stores it into R(MA). It then does a STORE.
STORE assumes R(MA) contains the address of the operand.
3. Calling Procedure:
.. to enter from STOROP
SEP CALL
.A(STOROP)
.A(OPR) .. address of operand
[code] .. R(MA) is now A(OPR)+#02
.. to enter from STORE
SEP CALL
.A(STORE)
[code] .. R(MA) is now A(OPR)+#02
4. Registers Used:
R(MA), R(AC), R(LINK) for STOROP only.
5. Other Subroutines Used:
STOROP: should be followed in memory by STORE.
STORE: none.
6. On Return:
DF is not changed by STORE or STOROP.
7. Length:
- | | CDP1801
version | CDP1802
version | |
|---------|--------------------|--------------------|-------|
| STOROP: | 11 | 11 | bytes |
| STORE: | 7 | 7 | bytes |

1. Subroutine: **COMPOP**
COMP
2. Function:
COMPOP and COMP are entries to a subroutine that compares R(AC) and the two-byte contents of memory pointed to by R(MA). DF is set to 1 if R(AC) is greater than or equal to the contents of memory.
COMPOP fetches the operand address and stores it into R(MA). It then does a COMP.
COMP assumes R(MA) is pointing to the operand.
3. Calling Procedure:
.. enter from COMPOP
SEP CALL
.A(COMPOP)
.A(OPR) .. address of operand
.. enter from COMP
SEP CALL
.A(COMP) .. do comparison
4. Registers Used:
R(AC), R(MA), R(LINK) for COMPOP only.
5. Other Subroutines Used:
COMPOP: should be followed in memory by COMP.
COMP: none.
6. On Return:
DF = 0 means R(AC) < M(MA).
DF = 1 means R(AC) ≥ M(MA).
7. Number:
Representation: Signed 2's complement
Width: 16 bits
Range: $8000 \leq \text{number}_{16} \leq 7FFF$
 $-32768 < \text{number}_{10} \leq 32767$
8. Length:
- | | CDP1801
version | CDP1802
version | |
|---------|--------------------|--------------------|-------|
| COMPOP: | 22 | 22 | bytes |
| COMP: | 18 | 18 | bytes |
9. Example:
.. assume R(AC) = 0001;
.. M(OPR) contains X'FFFF'
SEP CALL
.A(COMPOP)
.A(OPR) .. address for comparison
.. DF is set to 1 since
.. 0001 > FFFF(= -1)

1. Subroutine: **TEST**
2. Function:
TEST tests if R(AC) is equal to zero. If so, TEST returns to the 3rd byte immediately following the SEP call of TEST in the calling program. If R(AC) is not zero, TEST returns to the 5th byte following the SEP call of TEST in the calling program.
DF is set to 1 if AC is negative.
3. Calling Procedure:
SEP CALL
.A(TEST)
BR ZEROL .. TEST returns here if AC = 0.
[non-zero exit] .. TEST returns here if AC ≠ 0.
4. Registers Used:
R(LINK), R(AC).
5. Other Subroutine Used:
None
6. On Return:
DF = 0 means number in R(AC) is positive.
DF = 1 means number in R(AC) is negative.
7. Length:
- | | CDP1801
version | CDP1802
version | |
|--|--------------------|--------------------|-------|
| | 11 | 10 | bytes |
1. Subroutine: **SWAPAQ**
2. Function:
This subroutine exchanges the contents of R(AC) and R(MQ). R(CR).0 is used as a scratch register.
3. Calling Procedure:
SEP CALL
.A(SWAPAQ)
4. Registers Used:
R(CR), R(MA), R(AC).
5. Other Subroutine Used:
None
6. On Return:
DF is not changed by SWAPAQ.
7. Length:
- | | CDP1801
version | CDP1802
version | |
|--|--------------------|--------------------|-------|
| | 13 | 13 | bytes |

Appendix A - Standard Subroutine Call and Return Technique

I. CDP1801 Version:

A. Subroutine CALL:

CALLR: SEP R3 .. to subroutine ...
 CALLS: GHI R6 .. save R6 on stack.
 STR R2
 DEC R2
 GLO R6
 STR R2
 DEC R2
 GHI R3 .. save R3 in R6.
 PHI R6
 GLO R3
 PLO R6
 LDA R6 .. set subroutine address
 PHI R3 .. in R3.
 LDA R6
 PLO R3
 BR CALLR .. jump to subroutine.

B. Subroutine RETURN:

RETR: SEP R3 .. return to main
 RET: GHI R6 .. restore return address
 PHI R3 .. into R3.
 GLO R6
 PLO R3
 INC R2 .. restore old R6 saved on stack
 LDA R2 .. into R6
 PLO R6
 LDA R2
 PHI R6
 DEC R2
 BR RETR .. return.

II. CDP1802 Version:

A. Subroutine CALL:

CALLR: SEP R3 .. to subroutine ...
 CALLS: SEX R2 .. point to stack
 GHI R6 .. save R6 on stack.
 STXD
 GLO R6
 STXD
 GHI R3 .. save R3 in R6.
 PHI R6
 GLO R3
 PLO R6
 LDA R6 .. set subroutine address
 PHI R3 .. in R3.
 LDA R6
 PLO R3
 BR CALLR .. jump to subroutine.

B. Subroutine RETURN:

RETR: SEP R3 .. return to main ...
 RET: GHI R6 .. restore return address
 PHI R3 .. into R3.
 GLO R6
 PLO R3
 SEX R2 .. restore old R6 saved
 INC R2 .. on stack into R6.
 LDXA
 PLO R6
 LDX
 PHI R6
 BR RETR .. return.

Appendix B(I) - Arithmetic Subroutine Listing for CDP1801

```

!M
0000 ; 0001      .... COPYRIGHT 1975 RCA CORPORATION ....
0000 ; 0002
0000 ; 0003      ORG #0400
0400 ; 0004      .. COSMAC ARITHMETIC SUBROUTINE PACKAGE
0400 ; 0005      ..
0400 ; 0006      .. EXTRACTED FOR BINARY ARITHMETIC
0400 ; 0007      .. AND CONVERSIONS FOR DECIMAL
0400 ; 0008      .. OCCUPIES 1K BYTES
0400 ; 0009      ..
0400 ; 0010      ..
0400 ; 0011      .. DESIGNED FOR STANDARD CSDP SUBROUTINE CALL&RETURN
0400 ; 0012      ..
0400 ; 0013      .. FOR STANDARD LINKAGE,
0400 ; 0014      SP= #02 ...IT SHOULD BE THE STACK POINTER.
0400 ; 0015      PC= #03 ...IT IS THE PROGRAM COUNTER
0400 ; 0016      .. USED BY THESE SUBROUTINES.
0400 ; 0017      CALL= #04 ...IT SHOULD POINT TO THE ROUTINE
0400 ; 0018      .. WHICH EFFECTS SUBROUTINE CALLS.
0400 ; 0019      RETN= #05 ...IT SHOULD POINT TO THE ROUTINE
0400 ; 0020      .. WHICH EFFECTS SUBROUTINE RETURN.
0400 ; 0021      LINK= #06 ...IT SHOULD POINT TO CALL PARAMETER
0400 ; 0022      .. .. (USUALLY OPERAND ADDRESSES AND/OR CONSTANT)
0400 ; 0023      ..
0400 ; 0024      ..
0400 ; 0025      .. THE FOLLOWING REGISTERS MUST BE ASSIGNED
0400 ; 0026      AR= #0A ..(USED FOR RESULT ADDRESS)
0400 ; 0027
0400 ; 0028      NR= #0B ..(USED FOR RESULT DIGIT COUNT)
0400 ; 0029      .. 16-BIT BINARY ARITHMETIC ROUTINES.
0400 ; 0030      .. THE FOLLOWING REGISTERS MUST BE ASSIGNED
0400 ; 0031      AC= #0F .. 16-BIT ACCUMULATOR=RF.
0400 ; 0032      MQ= #0E .. 16-BIT ACCUMULATOR=RE EXTENSION.
0400 ; 0033      MA= #0D .. (TEMPORARY) OPERAND MEMORY ADDRESS.
0400 ; 0034      CR= #0C .. (TEMPORARY) SCRATCHPAD AND COUNTER.
0400 ; 0035      ..
0400 ; 0036      ORG **#0A ..FOR PAGE BOUNDARY
0400 ; 0037      ..
0400 ; 0038      .. SWAP AC WITH MQ REGISTERS
0400 ; 0039      SWAPAQ: GHI MQ .. SAVE MQ.1
0400 ; 0040      PLO CR .. IN CR.0 (COULD HAVE PUSHED ON STAC
0400 ; 0041      GHI AC .. NOW AC.1 TO MQ.1
0400 ; 0042      PHI MQ
0400 ; 0043      GLO MQ .. SAVE MQ.0
0400 ; 0044      PHI AC .. IN AC.1
0400 ; 0045      GLO AC .. THEN AC.0 TO MQ.0
0400 ; 0046      PLO MQ
0400 ; 0047      GHI AC .. NOW SAVED MQ.0 TO AC.0
0400 ; 0048      PLO AC
0400 ; 0049      GLO CR .. FINALLY SAVED MQ.1
0400 ; 0050      PHI AC .. TO AC.1
0400 ; 0051      SFP RETN
0400 ; 0052      .. 16-BIT SUBTRACT AC FROM CONSTANT
0400 ; 0053      .. ****AC= CONSTANT-AC
0400 ; 0054      .. ***** (TO CALL, WRITE) *****
0400 ; 0055      .. ****CALL SDCON ; ,CONSTANT
0415 ; 0056      SDCON: GLO LINK .. (ESSENTIALLY SAME AS ADCON)
0416 ; 0057      PLO MA

```



```

0417 96: 0058 GHI LINK
0418 AD: 0059 PHI MA
0419 16: 0060 INC LINK
041A 16: 0061 INC LINK
041B 3021: 0062 BR SD
041D : 0063 ..
041D : 0064 .. 16-BIT SUBTRACT AC FROM OPERAND
041D : 0065 .. ****AC=OPRN-AC
041D : 0066 .. ***** (TO CALL, WRITE) *****
041D : 0067 .. ****CALL SDOP ; ,A(OPRN)
041D : 0068 ..
041D 46: 0069 SDOP: LDA LINK .. FETCH OPERAND ADDRESS
041E AD: 0070 PHI MA .. TO MA REGISTER
041F 46: 0071 LDA LINK
0420 AD: 0072 PLO MA .. FALL INTO SD
0421 : 0073 .. 16-BIT SUBTRACT AC FROM OPERAND
0421 : 0074 .. CALL HERE IF OPERAND
0421 : 0075 .. ADDRESS IN REGISTER MA
0421 : 0076 .. ****AC=M(R(MA))-AC
0421 : 0077 .. ***** (TO CALL, WRITE) *****
0421 : 0078 .. ****CALL SD
0421 : 0079 ..
0421 PD: 0080 SD: SEX MA .. SET X PTR TO MA
0422 9F: 0081 GHI AC ..CHECK SIGN BIT OF AC
0423 F3: 0082 XOR ..AND OPERAND OMA
0424 FA0: 0083 ANI #80 ..RESULT A 1 IF DIFF
0426 52: 0084 STR SP ..AND STORE ON STACK
0427 1D: 0085 INC MA ..POINT TO LOW 8
0428 AF: 0086 GLO AC .. FETCH AC LOW 8
0429 F5: 0087 SD .. SUBTRACT FROM LOW 8 IN MEMORY
042A AF: 0088 PLO AC .. PUT IT BACK
042B 2D: 0089 DEC MA .. NOW HIGH 8
042C 9F: 0090 GHI AC
042D 3335: 0091 RDF SDNB .. (NO BORROW)
042E FC01: 0092 ADI #01 .. PROPAGATE LOW 8 BORROW
0431 3A35: 0093 RNF SDNB
0433 F4: 0094 ADD .. SECOND BORROW; FORCE BORROW OUT
0434 3A: 0095 ,#38 .. AND SKIP OVER REGULAR SUBTRACT
0435 F5: 0096 SDNB: SD .. SUBTRACT HIGH 8
0436 AF: 0097 PHI AC .. PUT IT BACK
0437 42: 0098 LDA SP ..LOAD STORED COMPARING BIT OF OPERANDS
0438 22: 0099 DEC SP ..RESET STACK POINTER
0439 323D: 0100 RZ SDFE ..IF OPERAND'S SIGNS ARE SAME
043B 9F: 0101 GHI AC ..NO OVERFLOW POSSIBLE
043C F3: 0102 XOR ..OTHER WISE CHECK RESULT
043D FC0: 0103 SDFE: ADI #80 ..SET DF=0 IF OK
043E D5: 0104 SEP RETN ..RETURN
0440 : 0105 ..
0440 : 0106 .. 16-BIT SUBTRACT FROM AC (ADDRESS IN CALL)
0440 : 0107 .. ****AC=AC-OPRN
0440 : 0108 .. ***** (TO CALL, WRITE) *****
0440 : 0109 .. ****CALL SMOP ; ,A(OPRN)
0440 : 0110 ..
0440 46: 0111 SMOP: LDA LINK
0441 AD: 0112 PHI MA
0442 46: 0113 LDA LINK
0443 AD: 0114 PLO MA
0444 : 0115 .. 16-BIT SUBTRACT FROM AC (ADDRESS IN MA)

```

```

0444 : 0116 .. CALL HERE IF OPERAND
0444 : 0117 .. ADDRESS IN REGISTER MA
0444 : 0118 .. ****AC=AC-M(R(MA))
0444 : 0119 .. ***** (TO CALL, WRITE) *****
0444 : 0120 .. ****CALL SM
0444 : 0121 ..
0444 FD: 0122 SM: SEX MA ..SET X PTR
0445 9F: 0123 GHI AC ..GET SIGN OF AC AND
0446 F6: 0124 SHR ..AND STORE IN 7TH BIT OF CR
0447 52: 0125 STR SP ..BIT PUT IN (SP) FIRST
0448 9F: 0126 GHI AC ..AND SEE IF OPERANDS SIGNS ARE THE SAME
0449 F3: 0127 XOR
044A FA0: 0128 ANI #80 ..TAKE OUT COMPARING SIGN BIT
044C F2: 0129 SEX SP ..NOW STORE THAT BIT IN 8TH OF CR
044D F4: 0130 ADD ..BY ADDING TO IT
044E 52: 0131 STR SP ..AND STORE THESE TWO BITS ON STACK
044F 1D: 0132 INC MA ..POINT TO LOW 8
0450 FD: 0133 SEX MA ..REMEMBER TO SET X TO OPERANDS
0451 AF: 0134 GLO AC .. FETCH AC LOW 8
0452 F7: 0135 SM .. SUBTRACT MEMORY FROM IT
0453 AF: 0136 PLO AC .. PUT IT BACK.
0454 2D: 0137 DEC MA .. NOW HIGH 8
0455 9F: 0138 GHI AC
0456 335F: 0139 RDF SMNB
0458 FF01: 0140 SMI #01 .. PROPAGATE BORROW OF LOW 8
045A 335F: 0141 RDF SMNB
045C F3: 0142 XOR .. SECOND BORROW; FORCE BORROW OUT,
045D 3A: 0143 ,#38 .. WHILE SUBTRACTING HIGH 8.
045E F7: 0144 SMNB: SM .. HIGH 8 SUBTRACT, NO BORROW ACROSS.
045F AF: 0145 PHI AC .. PUT HIGH 8 BACK
0460 F2: 0146 SEX SP ..NOW CHECK IF UNDERFLOWED
0461 F0: 0147 LDX ..LOAD THE STORED TWO BITS
0462 FA0: 0148 ANI #80 ..AND TAKE OUT THE COMPARING SIGN BIT
0464 326F: 0149 RZ SM1 ..THE SAME, UNDERFLOW NOT POSSIBLE
0466 9F: 0150 GHI AC ..OTHERWISE HAVE TO COMPARE SIGN OF RE
.SULT
0467 F6: 0151 SHR ..WITH SIGN OF AC
0468 F3: 0152 XOR ..SIGN BIT OF AC WAS STORED ON STACK
0469 FA40: 0153 ANI #40 ..TAKE OUT THAT 7TH BIT
046A F6: 0154 SM1: SHR ..SET DF=0 IF OK
046C 3270: 0155 RZ SMRT ..THE SAME, IT'S OK
046E FF00: 0156 SMI #00 ..OTHERWISE SET DF=1
0470 D5: 0157 SMRT: SEP RETN ..RETURN WITH DF=NO BORROW
0471 : 0158 ..
0471 : 0159 ..
0471 : 0160 ..16X16 BIT SIGNED MULTIPLY(2'S COMPLEMENT)
0471 : 0161 ..****AC=AC*OPRN
0471 : 0162 ..***** (TO CALL, WRITE) *****
0471 : 0163 ..****CALL MPYOP ; ,A(OPRN)
0471 : 0164 ..
0471 46: 0165 MPYOP: LDA LINK ..FETCH MULTIPLICAND ADDR
0472 AD: 0166 PHI MA ..INTO REGISTER A
0473 46: 0167 LDA LINK
0474 AD: 0168 PLO MA ..FALL INTO MPY
0475 : 0169 .. 16X16 BIT SIGNED MULTIPLY (2'S COMPLEMENT
0475 : 0170 .. CALL HERE IF OPERAND ADDRESS
0475 : 0171 .. IN REGISTER MA

```

```

0475 ;          0172      .. ****AC=AC*M(R(MA))
0475 ;          0173      .. ***** (TO CALL, WRITE) *****
0475 ;          0174      .. ****CALL MPY
0475 ;          0175      ..
0475 FD;        0176      MPY: SEX MA .. SET X NOW
0476 9F;        0177      GHI AC ..CHECK IS THE SIGN OF MULTICAND
0477 F3;        0178      XOR ..THE SAME AS THE SIGN OF MULTIPR
0478 FAA0;      0179      ANI #80 ..AND STORE THAT BIT
047A BC;        0180      PHI CR ..INTO CR.1
047B FA10;     0181      LDI #10 .. SET COUNTER TO 16
047D AC;        0182      PLO CR
047F FA00;     0183      LDI #00 .. INITIALIZE MQ TO 0
0480 BF;        0184      PHI MQ ... TO HOLD PRODUCT.
0481 AF;        0185      PLO MQ
0482 2C;        0186      MPL:  DEC CR ..IF NOT, DECREMENT IT.
0483 9F;        0187      GHI AC .. SHIFT AC (=MULTIPLIER) RIGHT
0484 F6;        0188      SHR
0485 BF;        0189      PHI AC
0486 BF;        0190      GLO AC
0487 3BAD;     0191      BNF **#06
0489 F6;        0192      SHR .. SHIFT 1 ACROSS BYTES ..
048A F9A0;     0193      ORI #80
048C 3A;        0194      ,#3A
048D F6;        0195      SHR .. SHIFT 0 ACROSS BYTES ..
048F AF;        0196      PLO AC
0490 9F;        0197      GHI MQ
0490 3A0B;     0198      BNF MPB ..IF NO BIT OUT, DON'T ADD.
0492 1D;        0199      INC MA .. POINT TO LOW 8 OF MULTIPLICAND
0493 8C;        0200      GLO CR .. IF NOT LAST ITERATION,
0494 3A9F;     0201      BNZ MPA .. GO ADD.
0496 04;        0202      SEP CALL ..CALL SUBTRACT MQ$(MA) ROUTINE
0497 040A;     0203      ,A(DSM)
0499 FD;        0204      SFX MA ..FIX X PTR
049A 9C;        0205      GHI CR ..NOW ARE THE SIGNS OF OPERANDS THE SAME
049B FC80;     0206      MPB:  ADI #80 ..TEST FOR SIGN BIT
049D 30A8;     0207      BR MPS+#05 ..IF NEGATIVE, SIGN EXTEND
049F 04;        0208      MPA:  SEP CALL ..CALL ADD MQ & (MA) SUB
04A0 04F8;     0209      ,A(DVA)
04A2 FD;        0210      SFX MA
04A3 33A8;     0211      MPS:  RDF **#05
04A5 F0;        0212      LDX
04A6 FC80;     0213      ADI #80..IF OPERAND IS NEGATIVE,THEN
04A8 9F;        0214      GHI MQ ..PUT MQ.1 INTO D
04A9 3BAF;     0215      BNF **#06 ..EXTEND A 1 FOR -SIGN BIT
04AB F6;        0216      SHR .. SHIFT IN 1
04AC F9A0;     0217      ORI #80
04AE 3A;        0218      ,#38
04AF F6;        0219      SHR .. SHIFT IN 0
04B0 BF;        0220      PHI MQ
04B1 BF;        0221      GLO MQ .. CONTINUE TO LOW 8 OF MQ
04B2 3BBA;     0222      BNF **#06
04B4 F6;        0223      SHR
04B5 F9A0;     0224      ORI #80
04B7 3A;        0225      ,#38
04B8 F6;        0226      SHR
04B9 AF;        0227      PLO MQ
04BA 3BC0;     0228      BNF MT .. IF NO CARRY OUT, ITERATE.
04BC 9F;        0229      GHI AC .. ADD CARRY OUT INTO AC MSB.
04BD F980;     0230      ORI #80

```

```

04BF BF;        0231      PHI AC
04C0 8C;        0232      MT:  GLO CR ..CHECK COUNTER
04C1 3A82;     0233      BNZ MPL ..IF COUNTER IS NOT 0,GO BACK FOR MORE
04C3 9F;        0234      MPX:  GHI AC .. FINISHED;
04C4 FC80;     0235      ADI #80 .. CHECK FOR PRODUCT > 15 BITS.
04C6 BF;        0236      GLO MQ
04C7 3BCB;     0237      BNF **#04 ..THAT'S HIGH 17 BITS
04C9 F8FF;     0238      XRI #FF .. ALL 00 OR FF.
04CB 3AD2;     0239      BNZ **#07 .. NAW.
04CD 9F;        0240      GHI MQ
04CE 3BD2;     0241      BNF **#04
04D0 F8FF;     0242      XRI #FF
04D2 FCFF;     0243      ADI #FF .. SET DF IF PRODUCT > 15 BITS
04D4 05;        0244      SEP RETN .. RETURN.
04D5 ;          0245      ..SUBROUTINE TO BE INCLUDED IN DIV,DIVQ,MPY ....
04D5 1D;        0246      DABS:  INC MA ..MQ.0-(MA)
04D6 3BE8;     0247      BNF DVA ..IF NO FLAG, MQ.+(MA)
04D8 BF;        0248      DSM:  GLO MQ ..LOAD MQ.0 TO D
04D9 F7;        0249      SM ..MQ.0-(MA.0)
04DA AF;        0250      PLO MQ ..AND STORE BACK INTO MQ.0
04DB 2D;        0251      DEC MA ..DO THE SAME FOR MQ.1
04DC 9F;        0252      GHI MQ ..LOAD MQ.1 INTO D
04DD 33F5;     0253      RDF **#08 ..IF NO BORROW ,SKIP
04DE FF01;     0254      SMI #01 ..MINUS 1 FOR BORROW OUT
04EF 33F5;     0255      RDF **#04 ..IF MQ.1 NO BORROW OUT, SKIP
04F3 F3;        0256      XOR ..OTHERWISE ONLY DO XOR
04F4 3A;        0257      ,#3A ..AND SKIP OVER NORMAL SUBTRACTION
04F5 F7;        0258      SM ..MQ.1-(MA.1)
04F6 30F6;     0259      BR DVB ..SKIP OVER ADD STEPS
04F8 BF;        0260      DVA:  GLO MQ ..MQ+(MA)
04F9 F4;        0261      ADD ..MQ.0+(MA.0)
04FA AF;        0262      PLO MQ ..AND PUT BACK INTO MQ.0
04FB 2D;        0263      DEC MA ..DO THE SAME FOR MQ.1 &MA.1
04FC 9F;        0264      GHI MQ ..LOAD MQ.1 INTO D
04FD 3BF5;     0265      BNF **#08 ..IF NO CARRY OUT,SKIP CARRY OVER
04FE FC01;     0266      ADI #01 ..CARRY OVER STEP
04FF 3BF5;     0267      BNF **#04 ..SKIP CARRY IF NO CARRY RESULT
04F3 F5;        0268      SD ..OTHERWISE IT'S 0 HERE,PUT IT BACK
04F4 3A;        0269      ,#3A ..AND SKIP NORMAL ADDITION
04F5 F4;        0270      ADD ..ADD MQ.1 AND (MA.1)
04F6 BF;        0271      DVR:  PHI MQ ..AND STORE INTO MQ.1
04F7 05;        0272      SEP RETN ..
04F8 ;          0273      .. SUBROUTINE TO BE INCLUDED IN DIV,DIVQ ....
04F8 F2;        0274      DSHL:  SFX SP ..SET X TO STACK
04F9 BF;        0275      GLO MQ ..ADD MQ.0 TO ITSELF
04FA 52;        0276      STR SP ..CAUSE MQ.0 SHIFT TO LEFT
04FB F4;        0277      ADD ..
04FC AF;        0278      PLO MQ ..AND STORE BACK
04FD 9F;        0279      GHI MQ ..DO THE SAME FOR MQ.1
04FE 52;        0280      STR SP
04FF 3B03;     0281      BNF **#04 ..IF NO CARRY OUT,SKIP CARRY OVER
0501 FC01;     0282      ADI #01 ..ADD 1 FOR CARRY OVER
0503 F4;        0283      ADD ..ADD MQ.1 TO ITSELF
0504 BF;        0284      PHI MQ ..STORE BACK
0505 05;        0285      SEP RETN ..
0506 ;          0286      .. 32/16 BIT SIGNED DIVIDE (2'S COMPLMENT)
0506 ;          0287      .. AC=MQ,AC/OPRN
0506 ;          0288      .. QUOTIENT IN AC , REMAINDER IN MQ

```

```

0506 ; 0289 .. ***** (TO CALL, WRITE) *****
0506 ; 0290 .. CALL DIVOP ; ,A(OPRN)
0506 ; 0291 ..
0506 46; 0292 DIVOP: LDA LINK .. FETCH OPERAND ADDRESS
0507 8D; 0293 PHI MA .. TO REGISTER MA
0508 46; 0294 LDA LINK
0509 AD; 0295 PLO MA .. FALL INTO DIVO/DIV/DIVQ.
050A ; 0296 .. 32/16 BIT SIGNED DIVIDE (2'S COMPLEMENT)
050A ; 0297 ... OPTION #1: CLEAR MQ AND CHECK FOR ZERO D
050A ; 0298 .. ***AC=MQ,AC/M(R(MA))
050A ; 0299 .. ***** (TO CALL, WRITE) *****
050A ; 0300 .. ***CALL DIVO
050A FD; 0301 DIVO: SEX MA .. SET X TO POINT TO DIVISOR (0)
050B 9F; 0302 GHI AC .. LOOK AT AC SIGN (0)
050C FC80; 0303 ADI #80 .. COPY IT TO DF (0)
050F FA00; 0304 LDI #00 .. EXTEND #00 IF POSITIVE, (0)
0510 3B14; 0305 RNF *+#04 .. (0)
0512 FAF; 0306 LDI #FF .. #FF IF NEGATIVE, (0)
0514 BF; 0307 PHI MQ .. GIVING +0 OR -0 IN MQ (0)
0515 AF; 0308 PLO MQ .. (0)
0516 4D; 0309 LDA MA .. CHECK FOR ZERO DIVISOR (0)
0517 F1; 0310 OR .. (0)
0518 2D; 0311 DEC MA .. (DON'T FORGET TO FIX POINTER)(0)
0519 FD00; 0312 SDI #00 .. IF ZERO, CALL IT DIVIDE CHECK(0)
051B 3B1F; 0313 RNF DIV ..GO ON IF NO DIVIDE CHECK ERR
051D 05; 0314 SEP RETN ..AND RETURN WITH DF=1 (0)
051E ; 0315 ... OPTION #2: PERMIT 32-BIT DIVIDEND; (/)
051E ; 0316 ... MAKE SURE QUOTIENT DOES NOT EXCEED 16 BITS (/)
051E ; 0317 .. ***** (TO CALL, WRITE) *****
051E ; 0318 ..***** CALL DIV
051E 9F; 0319 DIV: GHI MQ ..SAVE PARTIAL DIVIDEND(/)
051F BC; 0320 PHI CR ..INTO CR.1(/)
0520 BF; 0321 GLO MQ ..(/)
0521 AC; 0322 PLO CR ..AND CR.0(/)
0522 04; 0323 SEP CALL ..CALL SHIFT LEFT ROUTINE(/)
0523 04FB; 0324 ,A(DSHL) ..(/)
0525 9F; 0325 GHI AC ..ALSO SHIFT HIGH OF AC(/)
0526 FA00; 0326 ANI #80 ..(WHICH IS THE 16TH BIT)(/)
0528 322C; 0327 RZ D7 ..BUT IF 0,SKIP SHIFT(/)
052A 1F; 0328 INC MQ ..IF 1, SHIFT INTO MQ(/)
052B 3B; 0329 ,#38 ...(/)
052C 8C; 0330 D7: GLO CR ..SEE IF MQ.0 =0(/)
052D 3A34; 0331 BNZ D2 ..IF NOT GO THROUGH CHECKING STEPS(/)
052F 9C; 0332 GHI CR ..SEE IF MQ.1 IS #40(/)
0530 FB40; 0333 XRI #40 ..WHICH SHOULD RESULT 0 IF TRUE(/)
0532 323D; 0334 RZ D4 ..IF TRUE,SKIP NORMAL CHECKING(/)
0534 9C; 0335 D2: GHI CR ..CHECK IF HIGH 2 BITS OF MQ ARE THE SAME(/)
0535 FAC0; 0336 ANI #C0 ..TAKE OUT 2 HIGH BITS(/)
0537 FD00; 0337 SDI #00 ..SEE IF THEY ARE THE SAME(/)
0539 FC80; 0338 ADI #80 ..IF NOT,HIGH BIT IS 1(/)
053B 33C0; 0339 RDF DVXX ..SET DF AND RETURN(/)
053D 9C; 0340 D4: GHI CR ..LOOK AT THE SIGNS OF DIVND AND DIVS R(/)
053E FD; 0341 SEX MA ..POINT X TO DIVSR(/)
053F F3; 0342 XOR ..(/)
0540 FA80; 0343 ANI #80 ..IF DIFFERENT, RESULT 80(/)
0542 FD00; 0344 SDI #00 ..SET DF IF SAME(/)
0544 D4; 0345 SEP CALL ..CALL ABS(MQ-(MA)) SUR(/)

```

```

0545 04D5; 0346 ,A(DABS) ..(/)
0547 FD; 0347 SEX MA ..SET X TO DIVSOR(/)
0548 9C; 0348 GHI CR ..LOOK AT THE SIGN OF DIVND(/)
0549 FC80; 0349 ADI #80 ..DF=1 IF DIVND IS NEG(/)
054B 3B5C; 0350 RNF DV2 ..IF NOT, DON'T COMPLMENT DIFFERENCE(/)
054D 9F; 0351 GHI MQ ..COMPLEMENT MQ.1(/)
054F FD00; 0352 SDI #00 ..BY SUBTRACTING FROM 0(/)
0550 BF; 0353 PHI MQ ..STORE BACK INTO MQ.0(/)
0551 BF; 0354 GLO MQ ..DO THE SAME FOR MQ.0(/)
0552 325C; 0355 RZ DV2 ..BUT IF 0,NO NEED TO(/)
0554 9F; 0356 GHI MQ ..(/)
0555 FF01; 0357 SMI #01 ..OTHERWISE DO BORROW FROM MQ.1(/)
0557 BF; 0358 PHI MQ ..(/)
0558 BF; 0359 GLO MQ ..DO COMPLMENTATION FOR MQ.0(/)
0559 FD00; 0360 SDI #00 ..BY SUBTRACTING FROM 0(/)
055B AF; 0361 PLO MQ ..AND PUT BACK INTO MQ.0(/)
055C 9F; 0362 DV2: GHI MQ ..NOW LOOK AT THE DIFF OF MQ&(MA)(/)
055D 3265; 0363 RZ D10 ..IF 0, CHECK MQ=0 SPECIAL CASES(/)
055F FC80; 0364 API #A0 ..CHECK IF MQ IS NEGATIVE(/)
0561 33C5; 0365 RDF DDQ ..IF YES, NO PROBLEM(/)
0563 30BF; 0366 RR D9 ..IF NOT 0 NOR NEG, DIVND IS TOO LARGE(/)
0565 BF; 0367 D10: GLO MQ ..HERE WE CHECK DIFF=0 CASES(/)
0566 FCFF; 0368 ADI #FE ..IF MQ.0 IS NOT EITHER 0 OR 1(/)
0568 33C0; 0369 RDF DVXX ..THEN DIVND IS STILL TOO LARGE(/)
056A FBFF; 0370 XRI #FF ..RESULT 0 IF MQ.0 WAS 1(/)
056C 3AA1; 0371 RNZ DVH ..IF NOT, MUST BE 0, GO TO DVH(/)
056E 9C; 0372 GHI CR ..SEE IF DIVND IS NEGATIVE(/)
056F FA80; 0373 ANI #80 ..RESULT 80 IF YES(/)
0571 32BF; 0374 RZ D9 ..IF DIVND POSITIVE, IT CANNOT DIVIDE(/)
0573 F4; 0375 ADD ..SEE IF DIVISOR IS POSITIVE(/)
0574 33C0; 0376 RDF DVXX ..IF NEGATIVE, DIVND CANNOT DIVIDE(/)
0576 9F; 0377 GHI AC ..NOW CHECK IF AC+(MA)>0 IF LOW AC IS 0(/)
0577 F4; 0378 ADD ..AC.1+(MA.1)(/)
0578 BF; 0379 PHI MQ ..AND STORE SUM IN MQ.1(/)
0579 1D; 0380 INC MA ..DO THE SAME FOR LOW AC &(MA.0)(/)
057A BF; 0381 GLO AC ..LOAD AC.0 INTO D(/)
057B F4; 0382 ADD ..AC.0 TO (MA.0)(/)
057C AF; 0383 PLO MQ ..(/)
057D 3A83; 0384 RNF *+#06 ..SKIP CARRY OVER IF NO CARRY OUT(/)
057F 9F; 0385 GHI MQ ..DO CARRY OVER(/)
0580 FC01; 0386 ADI #01 ..BY ADD 1 TO MQ.1(/)
0582 BF; 0387 PHI MQ ..(/)
0583 F0; 0388 LDX ..NOW HECK LOW BIT (MA) IS 0 OR 1(/)
0584 F6; 0389 SHR ..SHIFT THAT LOW BIT OUT(/)
0585 2D; 0390 DEC MA ..REMEMBER TO RESET MA(/)
0586 9F; 0391 GHI MQ ..READY TO ADD #80(/)
0587 3A8C; 0392 RNF *+#05 ..IF LOW BIT OF AC IS 1(/)
0589 FC80; 0393 ADI #80 ..TO MQ.1(/)
058B BF; 0394 PHI MQ ..SAVE STATUS(/)
058C FC80; 0395 ADI #80 ..SEE IF MQ >0(/)
058E 9C; 0396 GHI CR ..SEE IF DIVND IS POSITIVE(/)
058F FA80; 0397 ANI #80 ..BY TAKING OUT THE SIGN BIT(/)
0591 3A97; 0398 RNZ *+#06 ..IF NOT,GO THROUGH DIFF CHECK(/)

```

```

0593 38BE: 0399 BNF D9 ..IF AC+(MA) >=0, BAD(/)
0595 30CF: 0400 BR DDQ ..OTHERWISE IS OK(/)
0597 9F: 0401 GHI MQ ..MQ=0?(/)
059A 33C0: 0402 BDF DVXX ..IF NEGATIVE, THEN OUT(/)
059A 3AC5: 0403 BNZ DDQ ..IF NOT, THEN NO PROBLEM(/)
059C 8F: 0404 GLO MQ ..MAKE SURE MQ,0 IS 0 TOO(/)
059D 32BE: 0405 RZ D9 ..IF YES, THEN RETURN WITH DF=1(/)
059E 30C5: 0406 BR DDQ ..OR ELSE GO TO DIVIDE(/)
05A1 9C: 0407 DVH: GHI CR ..SEE IF THE OPERANDS SIGNS DIFF(/)
05A2 F3: 0408 XOR ..BY COMPARING SIGN BITS(/)
05A3 F80: 0409 ANI #80 ..AND TAKE OUT THAT BIT(/)
05A5 3A76: 0410 BNZ D10+#11 ..IF SIGNS DIFF, IT'S OK(/)
05A7 9C: 0411 GHI CR ..OTHERWISE TEST SIGN OF DIVND(/)
05A8 FC80: 0412 ADI #80 ..IF POSITIVE, RETURN WITH DF=1(/)
05AA 38BF: 0413 BNF D9 ..RETURN WITH DF=1(/)
05AC 1D: 0414 INC MA ..SEE IF LOW BIT OF AC IS 0 OR 1(/)
05AD F0: 0415 LDX ..LOAD THAT IN D(/)
05AF 2D: 0416 DEC MA ..REMEMBER TO RESET MA(/)
05AF F6: 0417 SHR ..SHIFT THAT BIT OUT(/)
05B0 8F: 0418 GLO AC ..IF AC IS NOT 0, NOT PROBLEM(/)
05B1 3AC5: 0419 BNZ DDQ ..GO TO DIVIDE(/)
05B3 9F: 0420 GHI AC ..READY TO CHECK #80 IF LOW BIT AC IS 1(/)
05B4 33BA: 0421 RDF #+06 ..(/)
05B6 32BF: 0422 RZ D9 ..NO GOOD, RETURN WITH DF=1(/)
05B8 30C5: 0423 BR DDQ ..ANY THING ELSE IS OK(/)
05BA F80: 0424 XRI #80 ..IF AC.1 IS'NT #80(/)
05BC 3AC5: 0425 BNZ DDQ ..IT'S OK(/)
05BF FF00: 0426 D9: SMI #00 ..DF IS SET TO 1(/)
05C0 9C: 0427 DVXX: GHI CR ..PUT ORIGINAL DIVND(/)
05C1 8F: 0428 PHI MQ ..INTO MQ(/)
05C2 8C: 0429 GLO CR ..(/)
05C3 AF: 0430 PLO MQ ..(/)
05C4 D5: 0431 SEP RETN ..AND RETURN WITH DF=1(/)
05C5 9C: 0432 DDQ: GHI CR ...PUT ORIGINAL DIVND(/)
05C6 8F: 0433 PHI MQ ..BACK INTO MQ(/)
05C7 8C: 0434 GLO CR ..(/)
05C8 AF: 0435 PLO MQ ..(/)
05C9 : 0436 ... OPTION #3: ASSUME BENIGN PROGRAM; NOCHECK
05C9 : 0437 .. ***** (TO CALL, WRITE) *****
05C9 : 0438 .. ****CALL DIVQ
05C9 9F: 0439 DIVQ: GHI MQ ..LOOK AT DIVIDEND SIGN
05CA FC80: 0440 ADI #80 .. IF POSITIVE,
05CC F80: 0441 LDI #90 .. PLAN TO BEGIN WITH SUBTRACT,
05CF 38D2: 0442 BNF #+04 .. (ALSO SAVE SIGN OF DIVIDEND)
05D0 F850: 0443 LDI #50 .. OTHER WISE BEGIN WITH ADD.
05D2 AC: 0444 PLO CR .. SET ITERATION COUNT IN CR,0
05D3 D4: 0445 DVL: SEP CALL ..CALL LEFT SHIFT SUB
05D4 04F8: 0446 ,A(DSHL)
05D6 8F: 0447 GLO AC .. NOW DO AC
05D7 52: 0448 STR SP ..
05D8 F4: 0449 ADD
05D9 AF: 0450 PLO AC
05DA 9F: 0451 GHI AC
05DB 52: 0452 STR SP ..
05DC 38F4: 0453 BNF #+08
05DE FC01: 0454 ADI #01
05E0 38F4: 0455 BNF #+04
05E2 F5: 0456 SD .. DON'T LOSE CARRY OUT
05F3 38: 0457 ,#38

```

```

05E4 F4: 0458 ADD
05E5 8F: 0459 PHI AC
05E6 38F9: 0460 BNF #+03 .. BIT SHIFTED OUT OF AC,1,
05E8 1F: 0461 INC MQ .. GOES INTO MQ,0
05E9 ED: 0462 SEX MA ..
05EA 8C: 0463 GLO CR .. NOW, WAS THAT ADD, OR SUBTRACT?
05EB F3: 0464 XOR .. IT DEPENDS ON SAVED FLAG,
05EC FC80: 0465 ADI #80 .. AND SIGN OF DIVISOR.
05EE D4: 0466 SFP CALL ..CALL ABS(MQ-(MA)) SUB
05EE 04D5: 0467 ,A(DARS)
05F1 ED: 0468 SEX MA
05F2 2C: 0469 DEC CR .. COUNT DOWN ITERATION COUNTER
05F3 8C: 0470 GLO CR
05F4 FA7F: 0471 ANI #7F
05F6 38FB: 0472 BNF #+05 .. TEST CARRY OUT OF ADD/SUBTRACT
05F8 1F: 0473 INC AC .. IF 1, SHIFT INTO QUOTIENT,
05F9 F80: 0474 ORI #80 .. AND FLAG NEXT OP AS SUBTRACT.
05FA AC: 0475 PLO CR .. OTHERWISE IT'S ADD.
05FC FA3F: 0476 ANI #3F .. LOOK AT COUNTER:
05FE 3AD3: 0477 RNZ DVL .. IF NOT 0, LOOP BACK;
0600 3320: 0478 BDF DVR .. AT END, CHECK REMAINDER ADJUST.
0602 3A: 0479 ,#38
0603 1F: 0480 DVC: INC AC .. (FINAL DIVIDE STEP)
0604 F3: 0481 XOR .. BE SURE TO GET POLARITY
0605 FC80: 0482 ADI #80 .. OF ADJUSTMENT RIGHT...
0607 1D: 0483 INC MA .. YES, ADD DIVISOR BACK ON,
0608 8F: 0484 GLO MQ .. TO CORRECT FOR FINAL SUBTRACT,
0609 3316: 0485 RDF DVM .. (ADDING NEGATIVE IS SUBT.)
060B F4: 0486 ADD .. WHICH SHOULDN'T HAVE.
060C AF: 0487 PLO MQ
060D 2D: 0488 DEC MA
060E 9F: 0489 GHI MQ
060F 3813: 0490 BNF #+04
0611 FC01: 0491 ADI #01 .. NO NEED TO SAVE CARRY OUT
0613 F4: 0492 ADD
0614 301F: 0493 BR DVR=#01
0616 F7: 0494 DVM: SM .. SAME THING,
0617 AF: 0495 PLO MQ .. EXCEPT, FOR NEGATIVE DIVISOR.
061A 2D: 0496 DEC MA
0619 9F: 0497 GHI MQ
061A 331F: 0498 RDF #+04
061C FF01: 0499 SMI #01
061E F7: 0500 SM
061F 8F: 0501 PHI MQ
0620 9F: 0502 DVR: GHI MQ .. IF REMAINDER IS NOT ZERO,
0621 3A26: 0503 RNZ #+05
0623 8F: 0504 GLO MQ
0624 3234: 0505 RZ DVL .. BUT IT IS; NO PROBLEM.
0626 8C: 0506 GLO CR .. IF NOT ZERO,
0627 FA40: 0507 ANI #40 .. IT SHOULD BE SAME SIGN
0629 FCC0: 0508 ADI #C0 .. AS ORIGINAL DIVIDEND.
062B 9F: 0509 GHI MQ
062C 3330: 0510 RDF #+04
062F F80: 0511 XRI #80
0630 FC80: 0512 ADI #80 .. IF NOT, WE NEED
0632 3803: 0513 BNF DVC .. ONE MORE DIVIDE ITERATION.
0634 F0: 0514 DVN: LDX .. FINALLY, IF DIVISOR NEGATIVE,
0635 FC80: 0515 ADI #80
0637 3844: 0516 BNF DVX ..(IT'S NOT; WE ARE DONE)
0639 8F: 0517 GLO AC .. COMPLEMENT QUOTIENT,

```

```

063A FBFF: 0518 XRI #FF .. BY INVERTING IT
063C AF: 0519 PLO AC
063D 9F: 0520 GHI AC
063E FRFF: 0521 XRI #FF
0640 BF: 0522 PHI AC
0641 1F: 0523 INC AC .. THEN INCREMENTING
0642 FC00: 0524 ADI #00 .. ALSO CLEAR DF.
0644 D5: 0525 DVX: SEP RETN .. DF=0 IF DIVIDE SUCCESSFUL.
0645 : 0526 ..
0645 : 0527 .. BINARY TO DECIMAL CONVERSION
0645 : 0528 .. ***DECIMAL NUMBER = AC
0645 : 0529 .. DECIMAL NUMBER = SIGN,N0,N1,N2,N3,..
0645 : 0530 .. SIGN=#0B +
0645 : 0531 .. SIGN=#0D -
0645 : 0532 .. N0=10**0 DIGIT
0645 : 0533 .. N1=10**1 DIGIT, ETC
0645 : 0534 .. ***** (TO CALL, WRITE) *****
0645 : 0535 .. ***CALL CRD ; ,A( NUMBER) ; LENGTH
0645 46: 0536 CRD: LDA LINK .. GET DECIMAL ADDRESS
0646 BA: 0537 PHI AR
0647 46: 0538 LDA LINK
0648 AA: 0539 PLO AR
0649 46: 0540 LDA LINK .. GET SIZE (#)
064A AB: 0541 PLO NR
064B BB: 0542 PHI NR
064C FB0D: 0543 LDI #0D .. STORE MINUS (+)
064E 5A: 0544 STR AR
064F 9F: 0545 GHI AC .. SET DF IF POSITIVE
0650 FD7F: 0546 SDI #7F
0652 FA: 0547 SEX AR
0653 D4: 0548 SEP CALL .. NOW CHANGE SIGN TO MATCH
0654 06A0: 0549 ,A( DZS)
0656 335D: 0550 BDF **#07
0658 D4: 0551 SEP CALL .. SET AC POSITIVE
0659 0415: 0552 ,A( SDCON)
065B 00: 0553 ,#00
065C 00: 0554 ,#00
065D D4: 0555 SEP CALL .. PUSH AC INTO STACK,
065E 06F9: 0556 ,A( PUSHAC)
0660 FB00: 0557 LDI #00 .. ONLY TO REPLACE IT
0662 5D: 0558 STR MA .. BY A DIVISOR OF 10
0663 1D: 0559 INC MA
0664 FB0A: 0560 LDI #0A
0666 5D: 0561 STR MA
0667 2D: 0562 DFC MA
0668 2B: 0563 CBL: DEC NR .. DECREMENT DIGIT COUNT
0669 BB: 0564 GLO NR .. CHECK END
066A 327F: 0565 RZ CBX .. ZERO IS OVERFLOW.
066C FB00: 0566 LDI #00
066E AF: 0567 PLO MQ
066F BF: 0568 PHI MQ
0670 D4: 0569 SEP CALL .. DIVIDE BY 10
0671 05C9: 0570 ,A( DIVQ)
0673 1A: 0571 INC AR .. (<)
0674 BF: 0572 GLO MQ .. REMAINDER IS THIS DIGIT
0675 5A: 0573 STR AR
0676 BF: 0574 GLO AC .. CHECK FOR NON-ZERO
0677 3A6B: 0575 BNZ CBL
0679 9F: 0576 GHI AC
067A 3A6B:

```

```

067A 3A6B: 0577 BNZ CBL .. CONTINUE IF MORE DIGITS
067C F6: 0578 SHR .. CLEAR DF FOR SUCCESS
067D 3B: 0579 ,#38
067E F5: 0580 CRX: SD .. SET DF FOR FAILURE
067F 12: 0581 INC SP .. POP STACK (THAT TEN)
0680 12: 0582 INC SP
0681 D5: 0583 SEP RETN .. DONE.
0682 : 0584 ..
0682 : 0585 ..
0682 : 0586 ..
0682 : 0587 .. RESTORE RESULT POINTER
0682 3B85: 0588 DRP: RNF **#03 .. SAVE FLAG IN NR.0
0684 1B: 0589 INC NR .. (ASSUME WAS 0)
0685 F2: 0590 SEX SP .. PUSH SAVED DIGIT COUNT
0686 9B: 0591 GHI NR .. INTO STACK
0687 52: 0592 STR SP
0688 BA: 0593 GLO AR .. SUBTRACT FROM RESULT ADDRESS
0689 F7: 0594 SM .. (<)
068A AA: 0595 PLO AR
068B 3391: 0596 BDF **#06 .. (=)(<)
068D 9A: 0597 GHI AR .. BORROW FROM HIGH BYTE (=)
068E FF01: 0598 SMI #01 .. (=)(<)
0690 BA: 0599 PHI AR .. (=)
0691 BB: 0600 GLO NR .. RECOVER DF
0692 F6: 0601 SHR
0693 F0: 0602 LDX .. POP SAVED COUNT,
0694 AB: 0603 PLO NR .. INTO NR.0
0695 D5: 0604 SEP RETN .. RETURN
0696 : 0605 ..
0696 5A: 0606 DZR: STR AR .. STORE A BYTE
0697 1A: 0607 INC AR .. ADVANCE TO NEXT (<)
0698 2B: 0608 DEC NR .. CHECK COUNT
0699 BB: 0609 GLO NR
069A 32A2: 0610 RZ DRP .. AT 0, GO RESTORE POINTERS
069C FB00: 0611 LDI #00 .. CONTINUE STORING 0
069E 3096: 0612 RR DZR
06A0 : 0613 .. COMPARE SIGNS, AND CLEAR RESULT (ADDRESS
06A0 FB0B: 0614 DZS: LDI #0B .. IF DF=0, TRY "+" (+)
06A2 3BA6: 0615 RNF **#04
06A4 FB0D: 0616 LDI #0D .. OTHERWISE "-" (+)
06A6 F3: 0617 XOR .. COMPARE TO PRESENT M(R(X))
06A7 32AB: 0618 RZ **#04
06A9 FB06: 0619 LDI #06 .. NOT EQUAL, SO CONDITION MINUS(+)
06AB FB0B: 0620 XRI #0B .. IF EQUAL SET PLUS (+)
06AD 3096: 0621 RR DZR .. GO STORE, WITH ZERO IN RESULT.
06AF : 0622 ..
06AF : 0623 .. 16-BIT ADD TO AC, OPERAND ADDRESS IN CALL
06AF : 0624 .. ***AC=AC+OPRN .. OPRN=2 BYTE OPERAND
06AF : 0625 .. ***** (TO CALL, WRITE) *****
06AF : 0626 .. ***CALL ADDOP ; ,A(OPRN)
06AF : 0627 ..
06AF : 0628 ..
06AF 46: 0629 ADDOP: LDA LINK .. FETCH OPERAND ADDRESS
06B0 BD: 0630 PHI MA .. TO REGISTER MA
06B1 46: 0631 LDA LINK
06B2 AD: 0632 PLO MA .. FALL INTO ADD
06B3 : 0633 .. 16-BIT ADD TO AC, OPERAND ADDRESS IN REGI
06B3 : 0634 .. CALL HERE IF OPRN ADDRESS
06B3 : 0635 .. IS IN REGISTER MA
06B3 : 0636 .. ***AC=AC+M(R(MA))

```

```

06B3 ;          0637      .. ***** (TO CALL, WRITE) *****
06B3 ;          0638      .. *****CALL ADD
06B3 ;          0639      ..
06B3 FD;        0640  ADD: SEX MA ..CHECK SIGN BIT OF AC
06B4 9F;        0641      GHI AC ..GET THE OPERAND
06B5 F3;        0642      XOR ..AND OPERAND QMA
06B6 FA80;      0643      ANI #80 ..RESULT A 1 IF DIFF
06B8 52;        0644      STR SP ..STORE ON STACK
06B9 1D;        0645      INC MA ..POINT TO LOW 8 BITS
06BA 8F;        0646      GLO AC .. FETCH AC LOW 8
06BB F4;        0647      ADD .. ADD LOW 8 FROM MEMORY
06BC AF;        0648      PLO AC .. PUT IT BACK
06BD 2D;        0649      DEC MA .. POINT TO HIGH 8 MEMORY LOCATION
06BE 9F;        0650      GHI AC
06BF 3BC7;     0651      RNF ADDNC
06C1 FC01;     0652      ADI #01 .. ADD IN CARRY OUT OF LOW 8
06C3 3BC7;     0653      RNF ADDNC .. (OMIT 3 LINES IF CARRY OUT NOT
06C5 F5;       0654      SD .. OOPS, THAT CARRIED OUT, LEAVING 0:
06C6 38;       0655      ,#38 .. FINISH ADD, FORCING CARRY TO 1.
06C7 F4;       0656  ADDNC: ADD .. ADD HIGH 8
06C8 BF;       0657      PHI AC .. PUT IN AC.
06C9 42;       0658      LDA SP ..LOAD THE STORED COMPARING SIGN BIT
06CA 22;       0659      DEC SP ..RESET STACK PTR
06CB 3AD6;     0660      BNZ ADDRT ..NOT POSSIBLE
06CD 9F;       0661      GHI AC ..OTHERWISE SEE IF SUM IS RIGHT
06CE F3;       0662      XOR ..BY COMPARING SIGN BITS
06CF FAA0;     0663      ANI #80 ..TAKE OUT THE COMPARING BIT
06D1 32D6;     0664      RZ ADDRT ..IF SAME, THEN NOT OVERFLOWED
06D3 FCFE;     0665      ADI #FF ..OTHERWISE, SET DF=1
06D5 3A;       0666      ,#3A
06D6 F6;       0667  ADDRT: SHR ..SHIFT OUT 0 INTO DF
06D7 D5;       0668      SEP RETN ..RETURN TO MAIN
06D8 ;         0669      ..
06D8 ;         0670      .. 16-BIT CONSTANT ADD TO AC.
06D8 ;         0671      .. CALL HERE FOR ADD CONSTANT TO AC
06D8 ;         0672      .. *****AC=AC+CONSTANT
06D8 ;         0673      .. ***** (TO CALL, WRITE) *****
06D8 ;         0674      .. *****CALL ADDCON ; ,CONSTANT
06D8 ;         0675      ..
06D8 86;      0676  ADDCON: GLO LINK .. COPY LINK TO MA
06D9 AD;       0677      PLO MA
06DA 96;       0678      GHI LINK
06DB BD;       0679      PHI MA
06DC 16;       0680      INC LINK .. INCREMENT PAST DATUM
06DD 16;       0681      INC LINK
06DE 30B3;     0682      BR ADD .. GO ADD.
06E0 ;         0683      ..
06E0 ;         0684      .. 16-BIT ADD FROM TOP OF STACK
06E0 92;      0685  ADDST: GHI SP .. COPY STACK POINTER
06E1 BD;       0686      PHI MA .. TO MA REGISTER
06E2 82;       0687      GLO SP
06E3 AD;       0688      PLO MA
06E4 1D;       0689      INC MA .. ADVANCE TO SUB-TOP (M)
06E5 1D;       0690      INC MA .. (M)
06E6 1D;       0691      INC MA .. (M)
06E7 30B3;     0692      BR ADD .. GO DO IT
06E9 ;         0693      ..
06E9 ;         0694      ..
06E9 ;         0695      ..
06E9 ;         0696      .. PUSH AC INTO STACK

```

```

06E9 ;          0697      .. STACK POINTER = SP
06E9 ;          0698      .. ***** (TO CALL, WRITE) *****
06E9 ;          0699      .. *****CALL PUSHAC
06E9 ;          0700      .. PUSH AC (UNDER TOP OF STACK)
06E9 92;        0701  PUSHAC: GHI SP .. COPY STACK POINTER TO MA
06EA BD;        0702      PHI MA
06EB 82;        0703      GLO SP
06EC AD;        0704      PLO MA
06ED 1D;        0705      INC MA .. NOW SLICE OFF TOP 2 BYTES.
06EE 1D;        0706      INC MA
06EF ED;        0707      SEX MA
06F0 F0;        0708      LDX .. TO MAKE A 2-BYTE HOLE.
06F1 52;        0709      STR SP
06F2 2D;        0710      DEC MA
06F3 22;        0711      DEC SP
06F4 F0;        0712      LDX
06F5 52;        0713      STR SP
06F6 9F;        0714      GHI AC .. NOW STUFF AC INTO THE HOLE.
06F7 5D;        0715      STR MA
06F8 8F;        0716      GLO AC
06F9 1D;        0717      INC MA
06FA 5D;        0718      STR MA
06FB 2D;        0719      DEC MA .. LEAVE MA POINTING TO IT.
06FC 22;        0720      DEC SP
06FD D5;        0721      SEP RETN .. (AC UNCHANGED)
06FE ;          0722      .. PUSH CR, MA, MQ (UNDER TOP OF STACK)
06FE 8D;        0723  PUSHCR: GLO MA .. FIRST PUSH MA ONTO TOP
06FF 52;        0724      STR SP
0700 22;        0725      DEC SP
0701 9B;        0726      GHI MA
0702 52;        0727      STR SP
0703 92;        0728      GHI SP .. NOW COPY SP TO MA
0704 BD;        0729      PHI MA
0705 82;        0730      GLO SP
0706 AD;        0731      PLO MA
0707 22;        0732      DEC SP
0708 1D;        0733      INC MA .. THEN ADJUST IT
0709 1D;        0734      INC MA
070A 1D;        0735      INC MA .. TO POINT INTO OLD TOP
070B 8F;        0736      GLO MQ .. CONTINUE PUSHING, MQ
070C 52;        0737      STR SP
070D 22;        0738      DEC SP
070E 9F;        0739      GHI MQ
070F 52;        0740      STR SP
0710 22;        0741      DEC SP
0711 FD;        0742      SEX MA .. NOW COPY OLD TOP TO NEW TOP
0712 F0;        0743      LDX
0713 52;        0744      STR SP
0714 22;        0745      DEC SP
0715 2D;        0746      DEC MA
0716 F0;        0747      LDX
0717 52;        0748      STR SP
0718 22;        0749      DEC SP
0719 9C;        0750      GHI CR .. FINALY INSERT CR IN HOLE
071A 5D;        0751      STR MA
071B 1D;        0752      INC MA
071C 8C;        0753      GLO CR
071D 5D;        0754      STR MA
071E D5;        0755      SEP RETN .. (MA IS GARBAGE OUT)
071F ;          0756      ..

```

```

071F 1      0757      .. POP STACK INTO MQ, MA, CR (UNDER TOP OF S
071F 12:    0758      POPCQ: INC SP
0720 92:    0759      GHI SP .. COPY STACK POINTER TO MA
0721 RD:    0760      PHI MA
0722 82:    0761      GLO SP
0723 AD:    0762      PLO MA
0724 1D:    0763      INC MA .. ADJUST POINTER TO CR DATUM
0725 1D:    0764      INC MA
0726 1D:    0765      INC MA
0727 1D:    0766      INC MA
0728 1D:    0767      INC MA
0729 1D:    0768      INC MA
072A 4D:    0769      LDA MA .. FETCH IT
072B RC:    0770      PHI CR
072C 4D:    0771      LDA MA
072D AC:    0772      PLO CR
072F 2D:    0773      DEC MA .. COPY TOP OF STACK INTO GAP
072F 2D:    0774      DEC MA
0730 42:    0775      LDA SP
0731 5D:    0776      STR MA
0732 1D:    0777      INC MA
0733 42:    0778      LDA SP
0734 5D:    0779      STR MA
0735 42:    0780      LDA SP .. THEN POP MQ
0736 RF:    0781      PHI MQ
0737 42:    0782      LDA SP
0738 AF:    0783      PLO MQ
0739 42:    0784      LDA SP .. FINALLY POP MA
073A RD:    0785      PHI MA
073B 42:    0786      LDA SP
073C AD:    0787      PLO MA
073D 22:    0788      DEC SP
073F 05:    0789      SFP RETN
073F 1:     0790      .. 16-BIT ACCUMULATOR LOAD (ADDRESS IN CALL)
073F 1:     0791      .. ***AC=OPRN
073F 1:     0792      .. ***** (TO CALL, WRITE) *****
073F 1:     0793      .. ***CALL LOADOP ; ,A(OPRN)
073F 1:     0794      ..
073F 46:    0795      LOADOP: LDA LINK .. FETCH ADDRESS
0740 RD:    0796      PHI MA .. TO MA REGISTER
0741 46:    0797      LDA LINK
0742 AD:    0798      PLO MA .. FALL INTO LOAD
0743 1:     0799      .. 16-BIT ACCUMULATOR LOAD (ADDRESS IN MA)
0743 1:     0800      .. CALL HERE IF OPERAND
0743 1:     0801      .. ADDRESS IN REGISTER MA
0743 1:     0802      .. ***AC=M(R(MA))
0743 1:     0803      .. ***** (TO CALL, WRITE) *****
0743 1:     0804      .. ***CALL LOAD
0743 1:     0805      ..
0743 4D:    0806      LOAD: LDA MA .. FFTCH HIGH 8
0744 RF:    0807      PHI AC
0745 4D:    0808      LDA MA .. NOW LOW 8
0746 AF:    0809      PLO AC .. LEAVE MA AT NEXT DOUBLE-BYTE
0747 05:    0810      SFP RETN .. GEE, THAT WAS QUICK.
0748 1:     0811      ..
0748 1:     0812      .. 16-BIT ACCUMULATOR LOAD FROM CONSTANT IN
0748 1:     0813      .. ***AC=CONSTANT
0748 1:     0814      .. ***** (TO CALL, WRITE) *****
0748 1:     0815      .. ***CALL LODCON ; ,CONSTANT
0748 1:     0816      ..

```

```

0748 46:    0817      LODCON: LDA LINK .. FETCH HIGH 8
0749 RF:    0818      PHI AC
074A 46:    0819      LDA LINK .. THEN LOW 8
074B AF:    0820      PLO AC
074C 05:    0821      SFP RETN
074D 1:     0822      ..
074D 1:     0823      .. 16-BIT ACCUMULATOR STORE (ADDRESS IN CALL)
074D 1:     0824      .. ***OPRN=AC
074D 1:     0825      .. ***** (TO CALL, WRITE) *****
074D 1:     0826      .. ***CALL STOROP ; ,A(OPRN)
074D 1:     0827      ..
074D 46:    0828      STOROP: LDA LINK .. FETCH ADDRESS INTO MA
074E RD:    0829      PHI MA
074F 46:    0830      LDA LINK
0750 AD:    0831      PLO MA .. THEN FALL INTO STORF
0751 1:     0832      .. 16-BIT ACCUMULATOR STORE (ADDRESS IN MA)
0751 1:     0833      .. ***M(R(MA))=AC
0751 1:     0834      .. ***** (TO CALL, WRITE) *****
0751 1:     0835      .. ***CALL STORE
0751 1:     0836      ..
0751 0F:    0837      STORE: GHI AC .. FIRST HIGH 8
0752 5D:    0838      STR MA
0753 1D:    0839      INC MA .. INCREMENT MA, SINCE STR DOESN'T
0754 AF:    0840      GLO AC .. NOW LOW 8
0755 5D:    0841      STR MA
0756 1D:    0842      INC MA .. LEAVE MA POINTING TO NEXT WORD
0757 05:    0843      SFP RETN .. QUIT
0758 1:     0844      ..
0758 1:     0845      ..
0758 1:     0846      .. 16-BIT COMPARE, OPERAND ADDRESS IN CALL
0758 1:     0847      .. ***AC-OPRN (DF SET IF 0 OR +)
0758 1:     0848      .. ***** (TO CALL, WRITE) *****
0758 1:     0849      .. ***CALL COMOP ; ,A(OPRN)
0758 1:     0850      ..
0758 46:    0851      COMPOP: LDA LINK .. FETCH ADDRESS
0759 RD:    0852      PHI MA .. TO MA REGISTER
075A 46:    0853      LDA LINK
075B AD:    0854      PLO MA
075C 1:     0855      .. 16-BIT COMPARE, OPERAND ADDRESS IN REGIST
075C 1:     0856      .. CALL HERE IF OPERAND
075C 1:     0857      .. ADDRESS IN REGISTER MA
075C 1:     0858      .. ***AC=M(R(MA)) (DF SET IF 0 OR +)
075C 1:     0859      .. ***** (TO CALL, WRITE) *****
075C 1:     0860      .. ***CALL COMP
075C 1:     0861      ..
075C 0D:    0862      COMP: SEX MA .. COMPARE HIGH 8 FRST
075D 0F:    0863      GHI AC ..CHECK IF SIGN OF OPERANDS ARE SAMF
075E F3:    0864      XOR ..BY LOOKING AT THE HIGHEST SIGN BIT
075F FAR:    0865      ANI #80 ..RESULT A '1' IF NEGATIVE
0761 3A6:    0866      BNZ CNE ..IF NOT, THEN GO TO CNE
0763 0F:    0867      GHI AC
0764 F7:    0868      SM
0765 3A6D:   0869      BNZ CMPX .. NOT EQUAL QUIT
0767 1D:    0870      INC MA .. TRY LOW 8
0768 AF:    0871      GLO AC
0769 F7:    0872      SM
076A 2D:    0873      DEC MA .. LEAVE MA POINTING TO IT
076B 38:    0874      ,#38
076C F4:    0875      CNE: ADD ..SEE IF OPERAND IS NEGATIVE
076D 05:    0876      CMP

```

```

076D D5:      0876 CMPX:      SEP RETN ..DF=1 IF AC>=(MA)
076E :        0877 ..
076F :        0878 ..
076F :        0879 .. DECIMAL TO BINARY CONVERSION
076F :        0880 .. ***AC=DECIMAL NUMBER OF N BYTES
076F :        0881 .. DECIMAL NUMBER = SIGN,N0,N1,N2,N3 ...
076F :        0882 .. SIGN = #0B +
076F :        0883 .. SIGN = #0D -
076F :        0884 .. N0=10**0 DIGIT
076F :        0885 .. N1=10**1 DIGIT, ETC
076F :        0886 .. ***** (TO CALL, WRITE) *****
076F :        0887 .. ***CALL CDB ; ,A(NUMBER) ; LENGTH
076F :        0888 ..
076F 46:      0889 CDB: LDA LINK .. GET DECIMAL ADDRESS
076F RA:      0890 PHI AR
0770 46:      0891 LDA LINK
0771 AA:      0892 PLO AR
0772 46:      0893 LDA LINK .. AND SIZE (#)
0773 AB:      0894 PLO NR
0774 2B:      0895 DEC NR ..MINUS ONE FOR SIGN
0775 FA:      0896 SEX AR .. LOOK AT SIGN (?)
0776 4A:      0897 LDA AR .. (<)
0777 F80D:    0898 XRI #0D .. IS IT MINUS? (+)
0779 327D:    0899 CDS: RZ *+#04 .. #00 IF YES,
077B F8FF:    0900 LDI #FF .. #FF IF NO:
077D RB:      0901 PHI NR .. REMEMBER THAT
077F F80D:    0902 LDI #00 .. INITIALIZE AC TO 0
0780 AF:      0903 PLO AC
0781 BF:      0904 PHI AC
0782 AB:      0905 GLO NR .. GO TO OTHER END
0783 52:      0906 STR SP .. BY ADDING SIZE
0784 F2:      0907 SEX SP
0785 AA:      0908 GLO AR .. TO ADDRESS
0786 F4:      0909 ADD .. (<)
0787 AA:      0910 PLO AR
0788 3BAF:    0911 BNF CDL .. (=)(<)
078A 9A:      0912 GHI AR .. PROPAGATE CARRY (=)
078B FC01:    0913 ADI #01 .. ACROSS BYTES (=)(<)
078D BA:      0914 PHI AR .. (=)
078F AB:      0915 CDL: GLO NR .. ANY MORE DIGITS
078F 32C1:    0916 RZ CDX .. NO
0791 2B:      0917 DEC NR .. YES.
0792 D4:      0918 SEP CALL .. MULTIPLY AC * 10
0793 06F9:    0919 ,A( PUSHAC)
0795 D4:      0920 SEP CALL .. FROM STACK
0796 0748:    0921 ,A( LODCON)
0798 00:      0922 ,#00
0799 0A:      0923 ,#0A
079A D4:      0924 SEP CALL
079B 0475:    0925 ,A( MPY)
079D 3BA2:    0926 BNF *+#05 ..IF NOT OVERFLOWED, SKIP EXIT
079F 12:      0927 INC SP ..RESET STACK
07A0 12:      0928 INC SP ..
07A1 D5:      0929 SEP RETN ..OVERFLOW EXIT
07A2 D4:      0930 SEP CALL .. SAVE PRODUCT IN STACK
07A3 0751:    0931 ,A( STORE)
07A5 2A:      0932 DEC AR .. (<)
07A6 4A:      0933 LDA AR .. NOW GET DIGIT
07A7 2A:      0934 DEC AR
07A8 FA0F:    0935 ANI #0F .. REMOVE OVERBITS

```

```

07AA AF:      0936 PLO AC
07AB FA00:    0937 LDI #00
07AD BF:      0938 PHI AC
07AF D4:      0939 SEP CALL .. ADD TO PREVIOUS NUMBER
07AF 06F0:    0940 ,A( ADDST)
07B1 12:      0941 CDO: INC SP
07B2 12:      0942 INC SP
07B3 3BAF:    0943 BNF CDL .. ADVANCE TO NEXT DIGIT
07B5 RB:      0944 GLO NR ..NO MORE DIGIT?
07B6 3AC0:    0945 BNZ CDRT ..OVERFLOWED
07B8 9B:      0946 GHI NR ..POSITIVE NUMBER?
07B9 3AC0:    0947 RNZ CDRT ..OVERFLOWED
07BB 2F:      0948 DEC AC ..IF AC IS #8000 IS OK
07BC 9F:      0949 GHI AC ..TEST THAT BIT
07BD FC90:    0950 ADI #80 ..
07BF 1F:      0951 INC AC ..REMEMBER TO RESET AC
07C0 D5:      0952 CDRT: SEP RETN ..OVERFLOW RETURN
07C1 9B:      0953 CDX: GHI NR ..NO, LOOK AT SIGN
07C2 3AC9:    0954 RNZ *+#07 .. POSITIVE
07C4 D4:      0955 SEP CALL
07C5 0415:    0956 ,A( SDCON) .. NEGATIVE, SUBTRACT FROM 0
07C7 00:      0957 ,#00
07C8 00:      0958 ,#00
07C9 FC00:    0959 ADI #00 .. CLEAR DF
07CB D5:      0960 SEP RETN .. DF=0 IF OK.
07CC :        0961 ..
07CC :        0962 ..TEST 16-BIT ACCUMULATOR SIGN/ZERO .....
07CC 16:      0963 INC LINK ..SKIP OVER NON ZERO RETURN
07CD 16:      0964 INC LINK ..
07CE D5:      0965 SEP RETN
07CE 9F:      0966 TEST: GHI AC .. FIRST LOOK AT SIGN
07D0 FC90:    0967 ADI #80 ..SET DF IF MINUS
07D2 9F:      0968 GHI AC .. NOW CHECK FOR 0
07D3 3ACC:    0969 RNZ TEST-#03 .. NO.
07D5 AF:      0970 GLO AC
07D6 32CF:    0971 RZ TEST-#01 .. GO TAKE ZERO EXIT.
07DA 30CC:    0972 RR TEST-#03 .. GO TAKE NON-ZERO EXIT.
07DA :        0973 .. POP STACK (INTO AC) (UNDER TOP)
07DA :        0974 .. POPS 2 BYTES FROM STACK INTO AC
07DA :        0975 .. ***** (TO CALL, WRITE) *****
07DA :        0976 .. ***CALL POPAC
07DA FF00:    0977 POPAC: SMI #00 .. SET F TO REMEMBER THIS ENTRY
07DC 30F0:    0978 BR *+#04
07DE FC00:    0979 POP: ADI #00 .. CLEAR DF FOR THIS ENTRY
07E0 12:      0980 INC SP
07E1 02:      0981 GHI SP .. COPY SP TO MA
07E2 BD:      0982 PHI MA
07E3 82:      0983 GLO SP
07E4 AD:      0984 PLO MA
07E5 1D:      0985 INC MA .. ADJUST TO SUB-TOP OF STACK
07E6 1D:      0986 INC MA
07E7 3BFF:    0987 BNF *+#08
07E9 4D:      0988 LDA MA .. POPPING INTO AC, GET DATUM
07FA BF:      0989 PHI AC
07FB 4D:      0990 LDA MA
07FC AF:      0991 PLO AC
07FD 2D:      0992 DEC MA .. RESTORE POINTER
07FE 2D:      0993 DEC MA
07FF 42:      0994 LDA SP .. NOW CLOSE UP THE GAP
07F0 5D:      0995 STR MA
07F1 1D:      0996 INC MA
07F2 42:      0997 LDA SP
07F3 5D:      0998 STR MA
07F4 1D:      0999 INC MA
07F5 22:      1000 DEC SP
07F6 D5:      1001 SEP RETN .. MA POINTS TO NEW SUB-TOP
07F7 :        1002 END
0000

```


**Appendix B(II) -
Arithmetic Subroutine
Listing for CDP1802**

```

0000 ;          0001
0000 ;          0002
0000 ;          0003          ..COPYRIGHT 1976 RCA CORPORATION
0000 ;          0004          .. COSMAC ARITHMETIC SUBROUTINE PACKAGE
0000 ;          0005          ..
0000 ;          0006          .. VERSION 1.1 FOR CDP1802
0000 ;          0007          ..
0000 ;          0008          .. EXTRACTED FOR BINARY ARITHMETIC
0000 ;          0009          .. AND CONVERSIONS FOR DECIMAL
0000 ;          0010          .. OCCUPIES 1K BYTES
0000 ;          0011          ..
0000 ;          0012          ..
0000 ;          0013          .. DESIGNED FOR STANDARD CSDP SUBROUTINE CALL & RETURN
0000 ;          0014          ..
0000 ;          0015          .. FOR STANDARD LINKAGE,
0000 ;          0016          SP= #02 ...IT SHOULD BE THE STACK POINTER.
0000 ;          0017          PC= #03 ...IT IS THE PROGRAM COUNTER
0000 ;          0018          .. USED BY THESE SUBROUTINES.
0000 ;          0019          CALL= #04 ...IT SHOULD POINT TO THE ROUTINE
0000 ;          0020          .. WHICH EFFECTS SUBROUTINE CALLS.
0000 ;          0021          RETN= #05 ...IT SHOULD POINT TO THE ROUTINE
0000 ;          0022          .. WHICH EFFECTS SUBROUTINE RETURN.
0000 ;          0023          LINK= #06 ...IT SHOULD POINT TO CALL PARAMETER
0000 ;          0024          .. .. (USUALLY OPERAND ADDRESSES AND/OR CONSTANT)
0000 ;          0025          ..
0000 ;          0026          ..
0000 ;          0027          .. THE FOLLOWING REGISTERS MUST BE ASSIGNED
0000 ;          0028          AR= #0A ..(USED FOR RESULT ADDRESS)
0000 ;          0029          ..
0000 ;          0030          NR= #0B ..(USED FOR RESULT DIGIT COUNT)
0000 ;          0031          .. 16-BIT BINARY ARITHMETIC ROUTINES
0000 ;          0032          .. THE FOLLOWING REGISTERS MUST BE ASSIGNED
0000 ;          0033          AC= #0F .. 16-BIT ACCUMULATOR=RF.
0000 ;          0034          MQ= #0E .. 16-BIT ACCUMULATOR=RE EXTENSION.
0000 ;          0035          MA= #0D .. (TEMPORARY) OPERAND MEMORY ADDRESS.
0000 ;          0036          CR= #0C .. (TEMPORARY) SCRATCHPAD AND COUNTER.
0000 ;          0037          ..
0000 ;          0038          ..
0000 ;          0039          .. SWAP AC WITH MQ REGISTERS
0000 QF;          0040          SWAPQ: GHI MQ .. SAVE MQ.1
0001 AC;          0041          PLO CR .. IN CR.0 (COULD HAVE PUSHED ON STAC
0002 QF;          0042          GHI AC .. NOW AC.1 TO MQ.1
0003 RF;          0043          PHI MQ
0004 RF;          0044          GLO MQ .. SAVE MQ.0
0005 RF;          0045          PHI AC .. IN AC.1
0006 RF;          0046          GLO AC .. THEN AC.0 TO MQ.0
0007 AF;          0047          PLO MQ
0008 QF;          0048          GHI AC .. NOW SAVED MQ.0 TO AC.0
0009 AF;          0049          PLO AC
000A AC;          0050          GLO CR .. FINALLY SAVED MQ.1
000B RF;          0051          PHI AC .. TO AC.1

```

```

000C D5:      0052      SEP RETN
000D :        0053      .. 16-BIT SUBTRACT AC FROM CONSTANT
000D :        0054      .. ****AC= CONSTANT-AC
000D :        0055      .. ***** (TO CALL, WRITE) *****
000D :        0056      .. ****CALL SDCON ; ,CONSTANT
000D R6:      0057      SDCON: GLO LINK .. (ESSENTIALLY SAME AS ADCON)
000F AD:      0058      PLO MA
000F 96:      0059      GHI LINK
0010 RD:      0060      PHI MA
0011 16:      0061      INC LINK
0012 16:      0062      INC LINK
0013 3019:    0063      RR SD
0015 :        0064      ..
0015 :        0065      .. 16-BIT SUBTRACT AC FROM OPERAND
0015 :        0066      .. ****AC=OPRN-AC
0015 :        0067      .. ***** (TO CALL, WRITE) *****
0015 :        0068      .. ****CALL SDOP ; ,A(OPRN)
0015 :        0069      ..
0015 46:      0070      SDOP: LDA LINK .. FETCH OPERAND ADDRESS
0016 RD:      0071      PHI MA .. TO MA REGISTER
0017 46:      0072      LDA LINK
0018 AD:      0073      PLO MA .. FALL INTO SD
0019 :        0074      .. 16-BIT SUBTRACT AC FROM OPERAND
0019 :        0075      .. CALL HERE IF OPERAND
0019 :        0076      .. ADDRESS IN REGISTER MA
0019 :        0077      .. ****AC=M(R(MA))-AC
0019 :        0078      .. ***** (TO CALL, WRITE) *****
0019 :        0079      .. ****CALL SD
0019 :        0080      ..
0019 FD:      0081      SD:  SFX MA .. SET X PTR TO MA
001A 9F:      0082      GHI AC ..CHECK SIGN BIT OF AC
001B F3:      0083      XOR  ..AND OPERAND QMA
001C 52:      0084      STR SP  ..AND STORE ON STACK
001D 1D:      0085      INC MA  ..POINT TO LOW 8
001E AF:      0086      GLO AC  .. FETCH AC LOW 8
001E F5:      0087      SD  .. SUBTRACT FROM LOW 8 IN MEMORY
0020 AF:      0088      PLO AC  .. PUT IT BACK
0021 2D:      0089      DEC MA  .. NOW HIGH 8
0022 9F:      0090      GHI AC
0023 75:      0091      SDNR: SDR  .. SUBTRACT HIGH 8
0024 BF:      0092      PHI AC  .. PUT IT BACK
0025 02:      0093      LDN SP  ..LOAD STORED COMPARING BIT OF OPERANDS
0026 FF:      0094      SHL  ..CHECK STORED SIGN COMPARISON BIT
0027 3R2C:    0095      RNF SDF  ..IF OPERAND'S SIGNS ARE SAME
0029 9F:      0096      GHI AC  ..NO OVERFLOW POSSIBLE
002A F3:      0097      XOR  ..OTHER WISE CHECK RESULT
002B FF:      0098      SHL  ..SET DF=0 IF OK
002C D5:      0099      SDFE:  SEP RETN  ..RETURN
002D :        0100      ..
002D :        0101      .. 16-BIT SUBTRACT FROM AC (ADDRESS IN CALL)
002D :        0102      .. ****AC=AC-OPRN
002D :        0103      .. ***** (TO CALL, WRITE) *****
002D :        0104      .. ****CALL SMOP ; ,A(OPRN)
002D :        0105      ..
002D 46:      0106      SMOP: LDA LINK
002F RD:      0107      PHI MA
002F 46:      0108      LDA LINK
0030 AD:      0109      PLO MA
0031 :        0110      .. 16-BIT SUBTRACT FROM AC (ADDRESS IN MA)

```

```

0031 :        0111      .. CALL HERE IF OPERAND
0031 :        0112      .. ADDRESS IN REGISTER MA
0031 :        0113      .. ****AC=AC-M(R(MA))
0031 :        0114      .. ***** (TO CALL, WRITE) *****
0031 :        0115      .. ****CALL SM
0031 :        0116      ..
0031 FD:      0117      SM:  SFX MA  ..SET X PTR
0032 9F:      0118      GHI AC  ..GET SIGN OF AC AND
0033 F6:      0119      SHR  ..AND STORE IN 7TH BIT OF CR
0034 52:      0120      STR SP  ..PUT PUT IN (SP) FIRST
0035 9F:      0121      GHI AC  ..AND SEE IF OPERANDS SIGNS ARE THE SAME
0036 F3:      0122      XOR
0037 FAR0:    0123      ANI #80  ..TAKE OUT COMPARING SIGN BIT
0039 F2:      0124      SFX SP  ..NOW STORE THAT BIT IN 8TH OF CR
003A F4:      0125      ADD  ..RY ADDING TO IT
003B 52:      0126      STR SP  ..AND STORE THESE TWO BITS ON STACK
003C 1D:      0127      INC MA  ..POINT TO LOW 8
003D FD:      0128      SEX MA  ..REMEMBER TO SET X TO OPERANDS
003E 8F:      0129      GLO AC  .. FETCH AC LOW 8
003F F7:      0130      SM  .. SUBTRACT MEMORY FROM IT
0040 AF:      0131      PLO AC  .. PUT IT BACK.
0041 2D:      0132      DEC MA  .. NOW HIGH 8
0042 9F:      0133      GHI AC
0043 77:      0134      SMNR: SMR  .. HIGH 8 SUBTRACT, NO BORROW ACROSS.
0044 BF:      0135      PHI AC  .. PUT HIGH 8 BACK
0045 F2:      0136      SEX SP  ..NOW CHECK IF UNDERFLOWED
0046 F0:      0137      LDX  ..LOAD THE STORED TWO BITS
0047 FF:      0138      SHL  ..AND TAKE OUT THE COMPARING SIGN BIT
004A 3R4F:    0139      BNF SMRT  ..THE SAME, UNDERFLOW NOT POSSIBLE
004A 52:      0140      STR SP  ..PUT IT BACK TO STACK
004B 9F:      0141      GHI AC  ..OTHERWISE HAVE TO COMPARE SIGN OF RESULT
004C F3:      0142      XOR  ..SIGN BIT OF AC WAS STORED ON STACK
004D FF:      0143      SHL  ..TAKE OUT THAT 7TH BIT
004E D5:      0144      SMRT:  SEP RETN  ..DF=0 IF SUBTRACTION OK
004E :        0145      ..
004E :        0146      ..
004E :        0147      ..16X16 BIT SIGNED MULTIPLY(2'S COMPLEMENT)
004E :        0148      ..****AC=AC*OPRN
004E :        0149      ..***** (TO CALL, WRITE)*****
004E :        0150      ..****CALL MPYOP ; ,A(OPRN)
004E :        0151      ..
004E 46:      0152      MPYOP: LDA LINK  ..FETCH MULTIPLICAND ADDR
0050 RD:      0153      PHI MA  ..INTO REGISTER A
0051 46:      0154      LDA LINK
0052 AD:      0155      PLO MA  ..FALL INTO MPY
0053 :        0156      .. 16X16 BIT SIGNED MULTIPLY (2'S COMPLEMENT)
0053 :        0157      .. CALL HERE IF OPERAND ADDRESS
0053 :        0158      .. IN REGISTER MA
0053 :        0159      .. ****AC=AC*M(R(MA))
0053 :        0160      .. ***** (TO CALL, WRITE) *****
0053 :        0161      .. ****CALL MPY
0053 :        0162      ..
0053 FD:      0163      MPY:  SEX MA  .. SET X NOW
0054 9F:      0164      GHI AC  ..CHECK IS THE SIGN OF MULTICAND
0055 F3:      0165      XOR  ..THE SAME AS THE SIGN OF MULTIPR
0056 FAR0:    0166      ANI #80  ..AND STORE THAT BIT
0058 BC:      0167      PHI CR  ..INTO CR.1
0059 FA10:    0168      LDI #10  .. SET COUNTER TO 16

```

```

005R AC:      0169   PLO CR
005C F800:    0170   LDI #00 .. INITIALIZE MQ TO 0
005E BF:      0171   PHI MQ ... TO HOLD PRODUCT.
005F AF:      0172   PLO MQ
0060 2C:      0173 MPL:  DEC CR ..IF NOT, DECREMENT IT.
0061 9F:      0174   GHI AC .. SHIFT AC (=MULTIPLIER) RIGHT
0062 F6:      0175   SHR
0063 BF:      0176   PHI AC
0064 BF:      0177   GLO AC
0065 76:      0178   SHRC .. SHIFT 0 ACROSS BYTES ..
0066 AF:      0179   PLO AC
0067 9F:      0180   GHI MQ
0068 3R76:    0181   RNF MPR ..IF NO BIT OUT, DON'T ADD.
006A 1D:      0182   INC MA .. POINT TO LOW 8 OF MULTIPLICAND
006B 8C:      0183   GLO CR .. IF NOT LAST ITERATION,
006C 3A79:    0184   RNZ MPA .. GO ADD.
006E BF:      0185   GLO MQ ..LOAD MQ.0 INTO D
006F F7:      0186   SM ..MQ.0-(MA.0)
0070 AF:      0187   PLO MQ ..AND STORE RACK INTO MQ.0
0071 2D:      0188   DEC MA ..NOW DO THE HIGH BYTE
0072 9F:      0189   GHI MQ ..
0073 77:      0190   SMR ..REMEMBER THE BORROW BIT
0074 BF:      0191   PHI MQ ..AND PUT RACK INTO MQ.1
0075 9C:      0192   GHI CR ..NOW ARE THE SIGNS OF OPERANDS THE SAME
0076 FF:      0193 MPR:  SHL ..TEST FOR SIGN BIT
0077 30A3:    0194   BR MPS+#03 ..IF NEGATIVE, SIGN EXTEND
0079 BF:      0195 MPA:  GLO MQ ..DO MQ+(MA)
007A F4:      0196   ADD ..MQ.0+(MA.0)
007B AF:      0197   PLO MQ ..AND PUT RACK INTO MQ.0
007C 2D:      0198   DEC MA ..SAME FOR HIGH BYTE
007D 9F:      0199   GHI MQ ..
007F 74:      0200   ADC ..ADD WITH CARRY
007F BF:      0201   PHI MQ ..
0080 CF:      0202 MPS:  LSNF
0081 FD:      0203   LDX
0082 FF:      0204   SHL..IF OPERAND IS NEGATIVE,THEN
0083 9F:      0205   GHI MQ ..PUT MQ.1 INTO D
0084 76:      0206   SHRC .. SHIFT IN CARRY
0085 BF:      0207   PHI MQ
0086 BF:      0208   GLO MQ .. CONTINUE TO LOW 8 OF MQ
0087 76:      0209   SHRC
0088 AF:      0210   PLO MQ
0089 3RAF:    0211   RNF MT .. IF NO CARRY OUT, ITERATE.
008B 9F:      0212   GHI AC .. ADD CARRY OUT INTO AC MSR.
008C F9A0:    0213   ORI #80
008F BF:      0214   PHI AC
008F 8C:      0215 MT:  GLO CR ..CHECK COUNTER
0090 3A60:    0216   RNZ MPL ..IF COUNTER IS NOT 0,GO BACK FOR MORE
0092 9F:      0217 MPX:  GHI AC .. FINISHED!
0093 FF:      0218   SHL .. CHECK FOR PRODUCT > 15 BITS.
0094 BF:      0219   GLO MQ
0095 C7:      0220   LSNF ..THAT'S HIGH 17 BITS
0096 FFFF:    0221   XRI #FF .. ALL 00 OR FF.
0098 3A9F:    0222   BNZ *+#06 .. NAW.
009A 9F:      0223   GHI MQ
009B C7:      0224   LSNF
009C FFFF:    0225   XRI #FF
009F FCF:     0226   ADI #FF .. SET DF IF PRODUCT > 15 BITS

```

```

00A0 D5:      0227   SEP RETN .. RETURN
00A1 :        0228   .. 32/16 BIT SIGNED DIVIDE (2'S COMPLEMENT)
00A1 :        0229   .. AC=MQ,AC/OPRN
00A1 :        0230   .. QUOTIENT IN AC , REMAINDER IN MQ
00A1 :        0231   .. ***** (TO CALL, WRITE) *****
00A1 :        0232   .. CALL DIVOP ; ,A(OPRN)
00A1 :        0233   ..
00A1 46:      0234   DIVOP: LDA LINK .. FETCH OPERAND ADDRESS
00A2 8D:      0235   PHI MA .. TO REGISTER MA
00A3 46:      0236   LDA LINK
00A4 AD:      0237   PLO MA .. FALL INTO DIV0/DIV/DIVQ.
00A5 :        0238   .. 32/16 BIT SIGNED DIVIDE (2'S COMPLEMENT)
00A5 :        0239   ... OPTION #1: CLEAR MQ AND CHECK FOR ZERO D
00A5 :        0240   .. **AC=MQ,AC/MR(MA)
00A5 :        0241   .. ***** (TO CALL, WRITE) *****
00A5 :        0242   .. **CALL DIV0
00A5 FD:      0243   DIV0: SFX MA .. SET X TO POINT TO DIVISOR (0)
00A6 9F:      0244   GHI AC .. LOOK AT AC SIGN (0)
00A7 FF:      0245   SHL .. COPY IT TO DF (0)
00A8 F800:    0246   LDI #00 .. EXTEND #00 IF POSITIVE, (0)
00AA C7:      0247   LSNF .. (0)
00AB FFFF:    0248   LDI #FF .. #FF IF NEGATIVE. (0)
00AD BF:      0249   PHI MQ .. GIVING +0 OR -0 IN MQ (0)
00AE AF:      0250   PLO MQ .. (0)
00AF 4D:      0251   LDA MA .. CHECK FOR ZERO DIVISOR (0)
00B0 F1:      0252   OR .. (0)
00B1 2D:      0253   DEC MA .. (DON'T FORGET TO FIX POINTER)(0)
00B2 FD00:    0254   SDI #00 .. IF ZERO, CALL IT DIVIDE CHECK(0)
00B4 3R7:     0255   RNF DIV ..GO ON IF NO DIVIDE CHECK ERR
00B6 D5:      0256   SEP RETN ..AND RETURN WITH DF=1 (0)
00B7 :        0257   ... OPTION #2: PERMIT 32-BIT DIVIDEND; (/)
00B7 :        0258   ..
00B7 :        0259   ..MAKE SURE QUOTIENT DOES NOT EXCEED 16 BITS(/)
00B7 :        0260   .. ***** (TO CALL, WRITE) *****(/)
00B7 :        0261   .. ***** CALL DIV *****(/)
00B7 9F:      0262   DIV:  GHI MQ ..SAVE PARTIAL DIVIDEND(/)
00B8 8C:      0263   PHI CR ..INTO CR.1(/)
00B9 BF:      0264   GLO MQ ..(/)
00BA AC:      0265   PLO CR ..AND CR.0(/)
00BB FF:      0266   SHL ..(/)
00BC AF:      0267   PLO MQ ..(/)
00BD 9F:      0268   GHI MQ ..DO THE SAME FOR HIGH BYTE(/)
00BE 7F:      0269   SHLC ..REMEMBER CARRY(/)
00BF BF:      0270   PHI MQ ..(/)
00C0 9F:      0271   GHI AC ..ALSO SHIFT IN AC HIGH(/)
00C1 FF:      0272   SHL ..(/)
00C2 330D:    0273   BDF D2=#01 ..(/)
00C4 8C:      0274   GLO CR ..SEE IF MQ.0 =0(/)
00C5 3ACF:    0275   RNZ D2 ..IF NOT GO THROUGH CHECKING STEPS(/)
00C7 9C:      0276   GHI CR ..SEE IF MQ.1 IS #40(/)
00C8 FB40:    0277   XRI #40 ..WHICH SHOULD RESULT 0 IF TRUE(/)
00CA 32D7:    0278   BZ D4 ..IF TRUE,SKIP NORMAL CHECKING(/)
00CC 38:      0279   ,#38
00CD 1F:      0280   INC MQ ..IF 1, SHIFT INTO MQ(/)
00CE 9C:      0281   D2:  GHI CR ..CHECK IF HIGH 2 BITS OF MQ ARE THE SAME(/)
00CF FACC:    0282   ANI #C0 ..TAKE OUT 2 HIGH BITS(/)
00D1 FD00:    0283   SDI #00 ..SEE IF THEY ARE THE SAME(/)
00D3 FF:      0284   SHL ..SHIFT OUT COMPARISON (/)
00D4 C30156:  0285   LDF DVXX ..SET DF AND RETURN(/)

```

```

0007 9C: 0286 D4: GHI CR ..LOOK AT THE SIGNS OF DIVND AND DIVSR(/)
0008 ED: 0287 SEX MA ..POINT X TO DIVISOR(/)
0009 F3: 0288 XOR ..(/)
000A FF: 0289 SHL ..SET DF IF THE SAME(/)
000B 1D: 0290 INC MA ..MQ.0=(MA)(/)
000C AF: 0291 GLO MQ ..MQ.0 TO 0(/)
000D 33F6: 0292 RDF DVA ..IF FLAG ,MQ.0+(MA)(/)
000E F7: 0293 SM ..MQ.0=(MA.0)(/)
000F AF: 0294 PLO MQ ..AND STORE BACK INTO MQ.0(/)
001 2D: 0295 DEC MA ..DO THE SAME FOR HIGH BYTE(/)
00F2 9F: 0296 GHI MQ ..LOAD MQ.1 INTO D(/)
00F3 77: 0297 SMR ..MQ.1=(MA.1) WITH CARRY(/)
00F4 302B: 0298 RR DVB ..SKIP OVER ADD STEP(/)
00F6 F4: 0299 DVA: ADD ..MQ+(MA)(/)
00F7 AF: 0300 PLO MQ ..STORE BACK TO MQ.0(/)
00F8 2D: 0301 DEC MA ..SAME FOR HIGH BYTE(/)
00F9 9F: 0302 GHI MQ ..MQ.1+(MA.1)(/)
00FA 74: 0303 ADC ..ADD MQ.1 AND (MA.1) WITH CARRY(/)
00FB BF: 0304 DVB: PHI MQ ..AND STORE BACK INTO MQ.1(/)
00FC 9C: 0305 GHI CR ..LOOK AT THE SIGN OF DIVND(/)
00FD FF: 0306 SHL ..SET DF IF DIVND IS NEGATIVE
00FE C800FA: 0307 LSNF DV2 ..IF NOT, DON'T COMPLEMENT DIFF(/)
00F1 9F: 0308 GHI MQ ..COMPLEMENT MQ(/)
00F2 FFFF: 0309 XRI #FF ..BY XOR TO #FF(/)
00F4 BF: 0310 PHI MQ ..(/)
00F5 BF: 0311 GLO MQ ..(DO THE SAME FOR LOW BYTE)(/)
00F6 FFFF: 0312 XRI #FF ..(/)
00FA AF: 0313 PLO MQ ..(/)
00F9 1F: 0314 INC MQ ..REMEMBER TO ADD 1 (/)
00FA 9F: 0315 DV2: GHI MQ ..NOW LOOK AT THE DIFF OF MQ&(MA)(/)
00FB C20103: 0316 LBZ D10 ..IF 0,CHECK MQ=0(/)
00FE FF: 0317 SHL ..CHECK IF MQ IS NEGATIVE(/)
00FF 335B: 0318 RDF DDQ ..IF YES, NO PROBLEM(/)
0101 3054: 0319 RR D9 ..IF NOT 0 NOR NEG,DIVND IS TOO LARGE (/)
0103 BF: 0320 D10: GLO MQ ..HERE WE CHECK DIFF=0 CASES(/)
0104 CFFF: 0321 ADI #FE ..IF MQ.0 IS NOT EITHER 0 OR 1(/)
0106 3356: 0322 RDF DVXX ..THEN DIVND IS STILL TOO LARGE(/)
0108 FFFF: 0323 XRI #FF ..RESULT 0 IF MQ.0 WAS 1(/)
010A 3A39: 0324 RNZ DVH ..IF NOT, MUST BE 0, GO TO DVH(/)
010C 9C: 0325 GHI CR ..SEE IF DIVND IS NEGATIVE(/)
010D FA80: 0326 ANI #80 ..RESULT 80 IF YES(/)
010F 3254: 0327 RZ D9 ..IF DIVND POSITIVE, IT CANNOT DIVIDE(/)
0111 F4: 0328 ADD ..SEE IF DIVISOR IS POSITIVE(/)
0112 3356: 0329 RDF DVXX ..IF NEGATIVE, DIVND CANNOT DIVIDE(/)
0114 1D: 0330 INC MA ..AC+(MA) TO MQ(/)
0115 AF: 0331 GLO AC ..DO AC LOW FIRST(/)
0116 F4: 0332 ADD ..(/)
0117 AF: 0333 PLO MQ ..STORE BACK TO LOW MQ(/)
0118 2D: 0334 DEC MA ..DO THE SAME FOR HIGH BYTE(/)
0119 9F: 0335 GHI AC ..(/)
011A 74: 0336 ADC ..ADD WITH CARRY(/)
011B BF: 0337 PHI MQ ..(/)
011C 1D: 0338 INC MA ..LEAVE MA POINTING TO LOW DIVISOR(/)
011D F0: 0339 LDX ..NOW CHECK LOW BIT (MA) IS 0 OR 1(/)
011F F6: 0340 SHR ..SHIFT THAT LOW BIT OUT(/)

```

```

011F 2D: 0341 DEC MA ..REMEMBER TO RESET MA(/)
0120 9F: 0342 GHI MQ ..READY TO ADD #80(/)
0121 C7: 0343 LSNF ..IF LOW BIT OF AC IS 1(/)
0122 FC80: 0344 ADI #80 ..TO MQ.1(/)
0124 BF: 0345 PHI MQ ..STORE STATUS(/)
0125 FF: 0346 SHL ..SEE IF MQ >0(/)
0126 9C: 0347 GHI CR ..SEE IF DIVND POSITIVE(/)
0127 FA80: 0348 ANI #80 ..BY TAKE OUT SIGN(/)
0129 3A2F: 0349 RNZ *+06 ..(/)
012A 3B54: 0350 RNF D9 ..EXIT WITH DF=1(/)
012D 305B: 0351 RR DDQ ..OK(/)
012F 3356: 0352 RDF DVXX ..IF NEGATIVE, THEN OUT(/)
0131 9F: 0353 GHI MQ ..SEE IF MQ=0?(/)
0132 3A5B: 0354 RNZ DDQ ..IF NOT, THEN NO PROBLEM(/)
0134 BF: 0355 GLO MQ ..MAKE SURE MQ.0 IS 0 TOO(/)
0135 3254: 0356 RZ D9 ..IF YES, THEN RETURN WITH DF=1(/)
0137 305B: 0357 RR DDQ ..OR ELSE GO TO DIVIDE(/)
0139 9C: 0358 DVH: GHI CR ..SEE IF THE OPERANDS SIGNS DIFF(/)
013A F3: 0359 XOR ..BY COMPARING SIGN BITS(/)
013B FF: 0360 SHL ..AND TAKE OUT THAT BIT(/)
013C 3314: 0361 RDF D10+H1 ..IF SIGNS DIFF, IT'S OK(/)
013E 9C: 0362 GHI CR ..OTHERWISE TEST SIGN OF DIVND(/)
013F FF: 0363 SHL ..IF POSITIVE, RETURN WITH DF=1(/)
0140 3B54: 0364 RNF D9 ..RETURN WITH DF=1(/)
0142 1D: 0365 INC MA ..SEE IF LOW BIT OF AC IS 0 OR 1(/)
0143 F0: 0366 LDX ..LOAD THAT IN D(/)
0144 2D: 0367 DEC MA ..REMEMBER TO RESET MA(/)
0145 F6: 0368 SHR ..SHIFT THAT BIT OUT(/)
0146 BF: 0369 GLO AC ..IF AC IS NOT 0 ,NOT PROBLEM(/)
0147 3A5B: 0370 RNZ DDQ ..GO TO DIVIDE(/)
0149 9F: 0371 GHI AC ..READY TO CHECK #80 IF LOW BIT AC IS 1(/)
014A 3350: 0372 RDF *+06 ..(/)
014C 3254: 0373 RZ D9 ..NO GOOD, RETURN WITH DF=1(/)
014E 305B: 0374 RR DDQ ..ANY THING ELSE IS OK(/)
0150 F880: 0375 XRI #80 ..IF AC.1 IS'NT #80(/)
0152 3A5B: 0376 RNZ DDQ ..IT'S OK(/)
0154 FFFF: 0377 D9: SMI #00 ..DF IS SET TO 1(/)
0156 9C: 0378 DVXX: GHI CR ..PUT ORIGINAL DIVND(/)
0157 BF: 0379 PHI MQ ..INTO MQ(/)
0158 FC: 0380 GLO CR ..(/)
0159 AF: 0381 PLO MQ ..(/)
015A D5: 0382 SFP RETN ..AND RETURN WITH DF=1(/)
015B 9C: 0383 DDQ: GHI CR ..PUT ORIGINAL DIVND(/)
015C BF: 0384 PHI MQ ..BACK INTO MQ(/)
015D AC: 0385 GLO CR ..(/)
015E AF: 0386 PLO MQ ..(/)
015F 1: 0387 ... OPTION #3: ASSUME BENIGN PROGRAM; NOCHECK
015F 1: 0388 .. ***** (TO CALL, WRITE) *****
015F 1: 0389 .. *****CALL DIVQ
015F 9F: 0390 DIVQ: GHI MQ ..LOOK AT DIVIDEND SIGN
0160 FF: 0391 SHL .. IF POSITIVE,
0161 FA90: 0392 LDI #90 .. PLAN TO BEGIN WITH SUBTRACT,
0163 C7: 0393 LSNF .. (ALSO SAVE SIGN OF DIVIDEND)
0164 FA50: 0394 LDI #50 .. OTHER WISE BEGIN WITH ADD.
0166 AC: 0395 PLO CR .. SET ITERATION COUNT IN CR.0
0167 BF: 0396 DVL: GLO MQ ..SHIFT MQ LEFT 1 BIT
0168 FF: 0397 SHL ..SHIFT LEFT MQ.0
0169 AF: 0398 PLO MQ ..
016A 9F: 0399 GHI MQ ..SAME FOR HIGH BYTE

```

```

0168 7E;      0400  SHLC  .. SHIFT LEFT WITH CARRY
016C BE;      0401  PHI  MQ  ..
016D BF;      0402  GLO  AC  ..SHIFT AC LEFT 1 BIT
016E FF;      0403  SHL  ..SHIFT AC.0
016F AF;      0404  PLO  AC  ..
0170 9F;      0405  GHI  AC  ..
0171 7F;      0406  SHLC  ..SHIFT WITH CARRY
0172 BF;      0407  PHI  AC
0173 3B76;    0408  BNF  *+#03 .. BIT SHIFTED OUT OF AC.1,
0175 1F;      0409  INC  MQ  .. GOES INTO MQ.0
0176 FD;      0410  SEX  MA  ..
0177 BC;      0411  GLO  CR  .. NOW, WAS THAT ADD, OR SUBTRACT?
0178 F3;      0412  XOR  .. IT DEPENDS ON SAVED FLAG,
0179 FF;      0413  SHL  ..AND SIGN OF DIVISOR
017A 1D;      0414  INC  MA  ..MQ.0-(MA.0)
017B BF;      0415  GLO  MQ  ..
017C 3B85;    0416  BNF  DSA  ..IF NO FLAG,MQ.0+(MA.0)
017E F7;      0417  SM  ..
017F AF;      0418  PLO  MQ  ..
0180 2D;      0419  DEC  MA  ..FIX X PTR
0181 9F;      0420  GHI  MQ  ..DO THE SAME FOR HIGH BYTE
0182 77;      0421  SMB  ..REMEMBER THAT BORROW BIT
0183 308A;    0422  BR  DSM  ..SKIP OVER ADD STEPS
0185 F4;      0423  DSA:  ADD  ..MQ+(MA)
0186 AF;      0424  PLO  MQ  ..
0187 2D;      0425  DEC  MA  ..DO THE SAME FOR HIGH BYTE
0188 9F;      0426  GHI  MQ  ..
0189 74;      0427  ADC  ..ADD WITH CARRY
018A BF;      0428  DSM:  PHI  MQ  ..STORE BACK TO MQ.1
018B 2C;      0429  DEC  CR  .. COUNT DOWN ITERATION COUNTER
018C AC;      0430  GLO  CR
018D FA7F;    0431  ANI  #7F
018E 3B94;    0432  BNF  *+#05 .. TEST CARRY OUT OF ADD/SUBTRACT
0191 1F;      0433  INC  AC  .. IF 1, SHIFT INTO QUOTIENT,
0192 F980;    0434  ORI  #80 .. AND FLAG NEXT OP AS SUBTRACT.
0194 AC;      0435  PLO  CR  .. OTHERWISE IT'S ADD.
0195 FA3F;    0436  ANI  #3F .. LOOK AT COUNTER;
0197 3A67;    0437  BNZ  DVL  .. IF NOT 0, LOOP BACK;
0199 3380;    0438  BNF  DVR  .. AT END, CHECK REMAINDER ADJUST.
019B 38;      0439  ,#38
019C 1F;      0440  DVC:  INC  AC  .. (FINAL DIVIDE STEP)
019D F3;      0441  XOR  .. BE SURE TO GET POLARITY
019E FF;      0442  SHL  .. OF ADJUSTMENT RIGHT...
019F 1D;      0443  INC  MA  .. YES, ADD DIVISOR BACK ON,
01A0 8E;      0444  GLO  MQ  .. TO CORRECT FOR FINAL SUBTRACT,
01A1 33AA;    0445  RDF  DVM  .. (ADDING NEGATIVE IS SURT.)
01A3 F4;      0446  ADD  .. WHICH SHOULDN'T HAVE.
01A4 AF;      0447  PLO  MQ
01A5 2D;      0448  DEC  MA
01A6 9F;      0449  GHI  MQ
01A7 74;      0450  ADC  ..ADD WITH CARRY
01A8 30AF;    0451  BR  DVR-#01
01AA F7;      0452  DVM:  SM  .. SAME THING,
01AB AF;      0453  PLO  MQ  .. EXCEPT, FOR NEGATIVE DIVISOR.
01AC 2D;      0454  DEC  MA
01AD 9E;      0455  GHI  MQ
01AF 77;      0456  SMB
01AF BF;      0457  PHI  MQ
01B0 9F;      0458  DVR:  GHI  MQ  .. IF REMAINDER IS NOT ZERO,
01B1 3AB6;    0459  BNZ  *+#05

```

```

01B3 8E;      0460  GLO  MQ
01B4 32C1;    0461  RZ  DVN  .. PUT IT IS; NO PROBLEM.
01B6 AC;      0462  GLO  CR  .. IF NOT ZERO,
01B7 FF;      0463  SHL  .. IT SHOULD BE SAME SIGN
01BA FF;      0464  SHL  .. AS ORIGINAL DIVIDEND.
01B9 9F;      0465  GHI  MQ
01BA CF;      0466  LSDF
01BB F880;    0467  XRI  #80
01BD FCA0;    0468  ADI  #80 .. IF NOT, WE NEED
01BF 3B9C;    0469  BNF  DVC  .. ONE MORE DIVIDE ITERATION.
01C1 F0;      0470  DVM:  LDV  .. FINALLY, IF DIVISOR NEGATIVE,
01C2 FF;      0471  SHL
01C3 3B00;    0472  BNF  DVX  ..(IT'S NOT; WE ARE DONE)
01C5 AF;      0473  GLO  AC  .. COMPLEMENT QUOTIENT,
01C6 FFFF;    0474  XRI  #FF  .. BY INVERTING IT,
01C8 AF;      0475  PLO  AC
01C9 9F;      0476  GHI  AC
01CA FFFF;    0477  XRI  #FF
01CC BF;      0478  PHI  AC
01CD 1F;      0479  INC  AC  .. THEN INCREMENTING
01CE FCA0;    0480  ADI  #00 .. ALSO CLEAR DF.
01D0 D5;      0481  DVX:  SEP  RETN  .. DF=0 IF DIVIDE SUCCESSFUL.
01D1 ;        0482  ..
01D1 ;        0483  .. 16-BIT ADD TO AC, OPERAND ADDRESS IN CALL
01D1 ;        0484  .. ***AC=AC+OPRN .. OPRN=2 BYTE OPERAND
01D1 ;        0485  .. ***** (TO CALL, WRITE) *****
01D1 ;        0486  .. ***CALL ADDOP ; ,A(OPRN)
01D1 ;        0487  ..
01D1 ;        0488  ..
01D1 46;     0489  ADDOP: LDA  LINK  .. FETCH OPERAND ADDRESS
01D2 B0;     0490  PHI  MA  .. TO REGISTER MA
01D3 46;     0491  LDA  LINK
01D4 AD;     0492  PLO  MA  .. FALL INTO ADD
01D5 ;      0493  .. 16-BIT ADD TO AC, OPERAND ADDRESS IN REGI
01D5 ;      0494  .. CALL HERE IF OPRN ADDRESS
01D5 ;      0495  .. IS IN REGISTER MA
01D5 ;      0496  .. ***AC=AC+M(R(MA))
01D5 ;      0497  .. ***** (TO CALL, WRITE) *****
01D5 ;      0498  .. ***CALL ADD
01D5 ;      0499  ..
01D5 FD;     0500  ADD:  SFX  MA  ..CHECK SIGN BIT OF AC
01D6 9F;     0501  GHI  AC  ..GET THE OPERAND
01D7 F3;     0502  XOR  ..AND OPERAND GMA
01D8 F8A0;   0503  XRI  #80 ..RESULT A 1 IF DIFF
01DA 52;     0504  STR  SP  ..STORE ON STACK
01DB 1D;     0505  INC  MA  ..POINT TO LOW 8 BITS
01DC BF;     0506  GLO  AC  .. FETCH AC LOW 8
01DD F4;     0507  ADD  .. ADD LOW 8 FROM MEMORY
01DE AF;     0508  PLO  AC  .. PUT IT BACK
01DF 2D;     0509  DEC  MA  .. POINT TO HIGH 8 MEMORY LOCATION
01E0 9F;     0510  GHI  AC
01E1 74;     0511  ADC  ..ADD HIGH BYTE WITH CARRY
01E2 BF;     0512  PHI  AC  .. PUT IN AC.
01E3 02;     0513  LDN  SP  ..LOAD THE STORED COMPARING SIGN BIT
01E4 FF;     0514  SHL  ..RESET STACK PTR
01E5 3BFA;   0515  BNF  ADDRT+#01 ..NOT POSSIBLE
01E7 9F;     0516  GHI  AC  ..OTHERWISE SEE IF SUM IS RIGHT
01E8 F3;     0517  XOR  ..BY COMPARING SIGN BITS
01E9 FF;     0518  ADDRT: SHL  ..SHIFT OUT 0 INTO DF
01FA D5;     0519  SEP  RETN  ..RETURN TO MAIN

```

```

01ER I      0520      ..
01ER I      0521      .. 16-BIT CONSTANT ADD TO AC.
01ER I      0522      .. CALL HERE FOR ADD CONSTANT TO AC
01ER I      0523      .. ****AC=AC+CONSTANT
01ER I      0524      .. ***** (TO CALL, WRITE) *****
01ER I      0525      .. ****CALL ADDCON ; ,CONSTANT
01ER I      0526      ..
01ER R6I    0527      ADDCON: GLO LINK .. COPY LINK TO MA
01FC ADI    0528      PLO MA
01FD R6I    0529      GHI LINK
01FF RDI    0530      PHI MA
01FF 16I    0531      INC LINK .. INCREMENT PAST DATUM
01F0 16I    0532      INC LINK
01F1 30D5I  0533      RR ADD .. GO ADD.
01F3 I      0534      ..
01F3 I      0535      .. 16-BIT ADD FROM TOP OF STACK
01F3 R2I    0536      ADJUST: GHI SP .. COPY STACK POINTER
01F4 RDI    0537      PHI MA .. TO MA REGISTER
01F5 R2I    0538      GLO SP
01F6 ADI    0539      PLO MA
01F7 1DI    0540      INC MA .. ADVANCE TO SUR-TOP (Q)
01F8 1DI    0541      INC MA .. (Q)
01F9 1DI    0542      INC MA .. (Q)
01FA 30D5I  0543      RR ADD .. GO DO IT
01FC I      0544      ..
01FC I      0545      ..
01FC I      0546      ..
01FC I      0547      .. PUSH AC INTO STACK
01FC I      0548      .. STACK POINTER = SP
01FC I      0549      .. ***** (TO CALL, WRITE) *****
01FC I      0550      .. ****CALL PUSHAC
01FC I      0551      .. PUSH AC (UNDER TOP OF STACK)
01FC R2I    0552      PUSHAC: GHI SP .. COPY STACK POINTER TO MA
01FD RDI    0553      PHI MA
01FF R2I    0554      GLO SP
01FF ADI    0555      PLO MA
0200 1DI    0556      INC MA .. NOW SLICE OFF TOP 2 BYTES,
0201 1DI    0557      INC MA
0202 R2I    0558      SEX SP
0203 0DI    0559      LDN MA .. TO MAKE A 2-BYTE HOLE.
0204 73I    0560      STXD
0205 2DI    0561      DEC MA
0206 0DI    0562      LDN MA
0207 73I    0563      STXD
0208 9FI    0564      GHI AC .. NOW STUFF AC INTO THE HOLE.
0209 5DI    0565      STR MA
020A 8FI    0566      GLO AC
020B 1DI    0567      INC MA
020C 5DI    0568      STR MA
020D 2DI    0569      DFC MA .. LEAVE MA POINTING TO IT.
020F 05I    0570      SEP RETN .. (AC UNCHANGED)
020F I      0571      .. PUSH CR, MA, MQ (UNDER TOP OF STACK)
020F RDI    0572      PUSHCR: GLO MA .. FIRST PUSH MA ONTO TOP
0210 R2I    0573      SEX SP
0211 73I    0574      STXD
0212 9DI    0575      GHI MA
0213 52I    0576      STR SP
0214 92I    0577      GHI SP .. NOW COPY SP TO MA
0215 RDI    0578      PHI MA

```

```

0216 R2I    0579      GLO SP
0217 ADI    0580      PLO MA
0218 22I    0581      DFC SP
0219 1DI    0582      INC MA .. THEN ADJUST IT
021A 1DI    0583      INC MA
021B 1DI    0584      INC MA .. TO POINT INTO OLD TOP
021C RFI    0585      GLO MQ .. CONTINUE PUSHING, MQ
021D 73I    0586      STXD
021F 9FI    0587      GHI MQ
021F 73I    0588      STXD
0220 0DI    0589      LDN MA
0221 73I    0590      STXD
0222 2DI    0591      DEC MA
0223 0DI    0592      LDN MA
0224 73I    0593      STXD
0225 9CI    0594      GHI CR .. FINALLY INSERT CR IN HOLE
0226 5DI    0595      STR MA
0227 1DI    0596      INC MA
0228 RCI    0597      GLO CR
0229 5DI    0598      STR MA
022A 05I    0599      SEP RETN .. (MA IS GARBAGE OUT)
022B I      0600      ..
022B I      0601      .. POP STACK INTO MQ, MA, CR (UNDER TOP OF S
022B 12I    0602      POPCR: INC SP
022C 92I    0603      GHI SP .. COPY STACK POINTER TO MA
022D RDI    0604      PHI MA
022E R2I    0605      GLO SP
022F ADI    0606      PLO MA
0230 1DI    0607      INC MA .. ADJUST POINTER TO CR DATUM
0231 1DI    0608      INC MA
0232 1DI    0609      INC MA
0233 1DI    0610      INC MA
0234 1DI    0611      INC MA
0235 1DI    0612      INC MA
0236 4DI    0613      LDA MA .. FETCH IT
0237 RCI    0614      PHI CR
0238 0DI    0615      LDN MA
0239 ACI    0616      PLO CR
023A 2DI    0617      DEC MA .. COPY TOP OF STACK INTO GAP
023B 42I    0618      LDA SP
023C 5DI    0619      STR MA
023D 1DI    0620      INC MA
023F 42I    0621      LDA SP
023F 5DI    0622      STR MA
0240 42I    0623      LDA SP .. THEN POP MQ
0241 RFI    0624      PHI MQ
0242 42I    0625      LDA SP
0243 AFI    0626      PLO MQ
0244 42I    0627      LDA SP .. FINALLY POP MA
0245 RDI    0628      PHI MA
0246 02I    0629      LDN SP
0247 ADI    0630      PLO MA
0248 05I    0631      SEP RETN
0249 I      0632      .. 16-BIT ACCUMULATOR LOAD (ADDRESS IN CALL)
0249 I      0633      .. ****AC=OPRN
0249 I      0634      .. ***** (TO CALL, WRITE) *****
0249 I      0635      .. ****CALL LOADOP ; ,A(OPRN)
0249 I      0636      ..
0249 46I    0637      LOADOP: LDA LINK .. FETCH ADDRESS
024A RDI    0638      PHI MA .. TO MA REGISTER

```

```

024A 46: 0639 LDA LINK
024C AD: 0640 PLO MA .. FALL INTO LOAD
024D : 0641 .. 16-BIT ACCUMULATOR LOAD (ADDRESS IN MA)
024D : 0642 .. CALL HERE IF OPERAND
024D : 0643 .. ADDRESS IN REGISTER MA
024D : 0644 .. ****AC=M(R(MA))
024D : 0645 .. ***** (TO CALL, WRITE) *****
024D : 0646 .. ****CALL LOAD
024D : 0647 ..
024D 4B: 0648 LOAD: LDA MA .. FETCH HIGH B
024E BF: 0649 PHI AC
024F 4D: 0650 LDA MA .. NOW LOW B
0250 AF: 0651 PLO AC .. LEAVE MA AT NEXT DOUBLE-BYTE
0251 D5: 0652 SEP RETN .. GFF, THAT WAS QUICK.
0252 : 0653 ..
0252 : 0654 ..
0252 : 0655 .. 16-BIT ACCUMULATOR LOAD FROM CONSTANT IN
0252 : 0656 .. ****AC=CONSTANT
0252 : 0657 .. ***** (TO CALL, WRITE) *****
0252 : 0658 .. ****CALL LODCON ; ,CONSTANT
0252 : 0659 ..
0252 46: 0660 LODCON: LDA LINK .. FETCH HIGH B
0253 BF: 0661 PHI AC
0254 46: 0662 LDA LINK .. THEN LOW B
0255 AF: 0663 PLO AC
0256 D5: 0664 SEP RETN
0257 : 0665 ..
0257 : 0666 .. 16-BIT ACCUMULATOR STORE (ADDRESS IN CALL
0257 : 0667 .. ****OPRN=AC
0257 : 0668 .. ***** (TO CALL, WRITE) *****
0257 : 0669 .. ****CALL STOROP ; ,A(OPRN)
0257 : 0670 ..
0257 46: 0671 STOROP: LDA LINK .. FETCH ADDRESS INTO MA
0258 BD: 0672 PHI MA
0259 46: 0673 LDA LINK
025A AD: 0674 PLO MA .. THEN FALL INTO STORE
025B : 0675 .. 16-BIT ACCUMULATOR STORE (ADDRESS IN MA)
025B : 0676 .. ****M(R(MA))=AC
025B : 0677 .. ***** (TO CALL, WRITE) *****
025B : 0678 .. ****CALL STORE
025B : 0679 ..
025B 9F: 0680 STORE: GHI AC .. FIRST HIGH B
025C 5D: 0681 STR MA
025D 1D: 0682 INC MA .. INCREMENT MA, SINCE STR DOESN'T
025E BF: 0683 GLO AC .. NOW LOW B
025F 5D: 0684 STR MA
0260 1D: 0685 INC MA .. LEAVE MA POINTING TO NEXT WORD
0261 D5: 0686 SEP RETN .. QUIT
0262 : 0687 ..
0262 : 0688 ..
0262 : 0689 .. 16-BIT COMPARE, OPERAND ADDRESS IN CALL
0262 : 0690 .. ****AC=OPRN (DF SET IF 0 OR +)
0262 : 0691 .. ***** (TO CALL, WRITE) *****
0262 : 0692 .. ****CALL COMOP ; ,A(OPRN)
0262 : 0693 ..
0262 46: 0694 COMPOP: LDA LINK .. FETCH ADDRESS
0263 BD: 0695 PHI MA .. TO MA REGISTER
0264 46: 0696 LDA LINK
0265 AD: 0697 PLO MA
0266 : 0698 .. 16-BIT COMPARE, OPERAND ADDRESS IN REGIST

```

```

0266 : 0699 .. CALL HERE IF OPERAND
0266 : 0700 .. ADDRESS IN REGISTER MA
0266 : 0701 .. ****AC=M(R(MA)) (DF SET IF 0 OR +)
0266 : 0702 .. ***** (TO CALL, WRITE) *****
0266 : 0703 .. ****CALL COMP
0266 : 0704 ..
0266 ED: 0705 COMP: SEX MA .. COMPARE HIGH B FRST
0267 9F: 0706 GHI AC ..CHECK IF SIGN OF OPERANDS ARE SAME
0268 F3: 0707 XOR ..BY LOOKING AT THE HIGHEST SIGN BIT
0269 FAB0: 0708 ANI #80 ..RESULT A '1' IF NEGATIVE
026A 3A76: 0709 BNZ CNE ..IF NOT, THEN GO TO CNE
026B 9F: 0710 GHI AC
026C F7: 0711 SM
026D 3A77: 0712 BNZ CMPX .. NOT EQUAL QUIT
026E 1D: 0713 INC MA .. TRY LOW B
026F BF: 0714 GLO AC
0270 F7: 0715 SM
0271 2D: 0716 DEC MA .. LEAVE MA POINTING TO IT
0272 3A: 0717 #3B
0273 F4: 0718 CNE: ADD ..SEE IF OPERAND IS NEGATIVE
0274 D5: 0719 CMPX: SEP RETN ..DF=1 IF AC>=(MA)
0275 : 0720 ..
0276 : 0721 ..
0277 : 0722 ..
0278 : 0723 ..
0278 : 0724 ..TEST 16-BIT ACCUMULATOR SIGN/ZERO .....
0278 16: 0725 INC LINK ..SKIP OVER NON ZERO RETURN
0279 16: 0726 INC LINK ..
027A D5: 0727 SEP RETN
027B 9F: 0728 TEST: GHI AC .. FIRST LOOK AT SIGN
027C FF: 0729 SHL ..SET DF IF MINUS
027D 9F: 0730 GHI AC .. NOW CHECK FOR 0
027E 3A7A: 0731 BNZ TEST-#03 .. NO.
0280 BF: 0732 GLO AC
0281 327A: 0733 BZ TEST-#01 .. GO TAKE ZERO EXIT.
0282 307A: 0734 BR TEST-#03 .. GO TAKE NON-ZERO EXIT.
0283 : 0735 .. POP STACK (INTO AC) (UNDER TOP)
0284 : 0736 .. POPS 2 BYTES FROM STACK INTO AC
0285 : 0737 .. ***** (TO CALL, WRITE) *****
0285 : 0738 .. ****CALL POPAC
0285 FF00: 0739 POPAC: SMI #00 .. SFT DF TO REMEMBER THIS ENTRY
0287 CA: 0740 LSKP
0288 FC00: 0741 POP: ADI #00 .. CLEAR DF FOR THIS ENTRY
028A 12: 0742 INC SP
028B 92: 0743 GHI SP .. COPY SP TO MA
028C BD: 0744 PHI MA
028D 82: 0745 GLO SP
028E AD: 0746 PLO MA
028F 1D: 0747 INC MA .. ADJUST TO SUB-TOP OF STACK
0290 1D: 0748 INC MA
0291 3A9A: 0749 BNF **#07
0293 4D: 0750 LDA MA .. POPPING INTO AC. GET DATUM
0294 BF: 0751 PHI AC
0295 0D: 0752 LDN MA
0296 AF: 0753 PLO AC
0297 2D: 0754 DEC MA
0298 42: 0755 LDA SP .. NOW CLOSE UP THE GAP
0299 5D: 0756 STR MA
029A 1D: 0757 INC MA
029B 02: 0758 LDN SP

```

```

029C 5D:      0759   STR MA
029D 1D:      0760   INC MA
029E D5:      0761   SEP RETN .. MA POINTS TO NEW SUB-TOP
029F :        0762   ..
029F :        0763   .. DECIMAL TO BINARY CONVERSION
029F :        0764   .. ***** AC=DECIMAL NUMBER OF N BYTES
029F :        0765   .. DECIMAL NUMBER = SIGN,NN,.....,N1,NO
029F :        0766   .. SIGN=#0B +
029F :        0767   .. SIGN=#0D -
029F :        0768   .. NO=10**0 DIGIT
029F :        0769   .. N1=10**1 DIGIT
029F :        0770   .. ***** (TO CALL, WRITE) *****
029F :        0771   .. ***** CALL CDB: ,A(NUMBER); ,LENGTH
029F 46:      0772 CDB: LDA LINK ..GET NUM ADDRESS
02A0 BA:      0773   PHI AR ..AND STORE IN RA.
02A1 46:      0774   LDA LINK
02A2 AA:      0775   PLO AR
02A3 46:      0776   LDA LINK ..GET LENGTH
02A4 FF01:    0777   SMI #01 ..MINUS SIGN BYTE
02A6 AB:      0778   PLO NR ..AND STORE IN RR.
02A7 F800:    0779   LDI #00 ..CLEAR RF
02A9 AF:      0780   PLO AC
02AA BF:      0781   PHI AC
02AB 0A:      0782   LDN AR ..CHECK SIGN BYTE
02AC FB0D:    0783   XRI #0D ..MINUS?
02AE BB:      0784   PHI NR ..INTO NR.1
02AF 1A:      0785 LOOP: INC AR ..GRAB THE FIRST DIGIT
02B0 E2:      0786   SEX SP ..FIX X PNTR
02B1 0A:      0787   LDN AR ..CLEAR HIGH BYTE (FOR ASCII)
02B2 FA0F:    0788   ANI #0F
02B4 52:      0789   STR SP ..PUT IT BACK
02B5 BF:      0790   GLO AC ..ADD THAT DIGIT TO ACCUM
02B6 F4:      0791   ADD
02B7 AF:      0792   PLO AC
02B8 9F:      0793   GHI AC
02B9 7C00:    0794   ADI #00 ..REMEMBER CARRY OVER
02BA BF:      0795   PHI AC
02BC 33FF:    0796   RDF OVFLW ..EXCEEDS ACCUM LIMIT?
02BF 2B:      0797   DEC NR ..DEC DIGIT COUNTER
02C0 AB:      0798   GLO NR ..SEE IF IT IS 0?
02C0 32F0:    0799   RZ FINAL ..YES, THEN DONE
02C2 BF:      0800   GLO AC ..OTHERWISE MULTIPLY THE ACC BY 10
02C3 FF:      0801   SHL
02C4 73:      0802   STXD
02C5 9F:      0803   GHI AC
02C6 7F:      0804   SHLC ..CARRY OVER
02C7 73:      0805   STXD
02C8 33FD:    0806   RDF OVFLW=#02 ..EXCEEDED ACC LIMIT
02CA F802:    0807   LDI #02
02CC 52:      0808 MPY3: STR SP ..LOOP COUNT
02CD BF:      0809   GLO AC
02CF FE:      0810   SHL ..NOW SHIFT AC OVER 4 TIMES MORE
02CF AF:      0811   PLO AC
02D0 9F:      0812   GHI AC ..SAME FOR AC.1
02D1 7F:      0813   SHLC
02D2 BF:      0814   PHI AC
02D3 33FD:    0815   RDF OVFLW=#02 ..IF OVFLOW, RESET STACK
02D5 02:      0816   LDN SP ..CHECK LOOP COUNT
02D6 32DC:    0817   RZ MPY10 ..AFTER MULPLY BY 8
02D8 FF01:    0818   SMI #01 ..OR ELSE DEC LOOP COUNT

```

```

02DA 30CC:    0819   RR MPY3 ..BACK FOR MORE ADDITION
02DC 12:      0820 MPY10: INC SP ..RECOVER LOOP COUNT
02DD 9F:      0821   GHI AC ..ADD HIGH BYTE
02DF F4:      0822   ADD ..ADD 8ACC TO 2ACC
02DF BF:      0823   PHI AC
02F0 33FF:    0824   RDF OVFLW=#01 ..RESULT OF IF OVFLOW
02F2 12:      0825   INC SP ..RESET STACK PNTR
02F3 BF:      0826   GLO AC ..SAME FOR AC.0
02F4 F4:      0827   ADD
02F5 AF:      0828   PLO AC
02F6 9F:      0829   GHI AC ..FOR CARRY OUT
02F7 7C00:    0830   ADI #00
02F9 BF:      0831   PHI AC
02FA 3BAF:    0832   RNF LOOP ..IF NOT OVFLW, GO BACK FOR MORE
02FC 08:      0833   LSKP ..SKIP STACK RESET
02FD 12:      0834   INC SP ..RESET STACK PTR
02FF 12:      0835   INC SP
0300 OVFLW:  0836 SEP RETN ..DF=1
0300 FINAL:  0837 FINAL: GHI AC ..CHECK IF EXCEED MAX POS NUM LIMIT
0301 ADI #80  0838   ADI #80
0302 RNZ CP ..IF NOT POSSIBLE, SKIP
0303 GLO AC   0839   GLO AC
0304 RNZ CP ..IF NOT, GO TO COMP
0305 GHI NR ..SEE IF IT IS POSITIVE
0306 ADI #FF ..SET DF ACCORDINGLY
0307 SEP RETN
0308 CP: RDF *#01 ..OVERFLOWED!
0309 GHI NR ..TEST FOR SIGN
030A RNZ EXIT ..IF POS, DONE
030B GLO AC ..IF NEG, SUBTRACT FROM 0
030C SDI #00
030D PLO AC
030E GHI AC
030F SDRI #00
0310 PHI AC
0311 ..
0312 .. BINARY TO DECIMAL CONVERSION
0313 .. *****DECIMAL NUMBER = AC
0314 .. DECIMAL NUMBER = SIGN,NN,.....,N1,NO
0315 .. SIGN=#0B +
0316 .. SIGN=#0D -
0317 .. NO=10**0 DIGIT
0318 .. N1=10**1 DIGIT, ETC
0319 .. ***** (TO CALL, WRITE) *****
0320 .. ***** CALL CDB: ,A(NUMBER); ,LENGTH
0321 EXIT: SEP RETN
0322 CDB: LDA LINK ..GET THE ADDRESS
0323 PHI AR ..AND STORE IN RA
0324 LDA LINK ..SAME FOR LOW BYTE
0325 PLO AR
0326 LDA LINK ..GET LENGTH
0327 SMI #01 ..SUBTRAC FOR SIGN BYTE
0328 PLO NR ..STORE IN NR.0
0329 PHI NR ..AND NR.1
0330 LDI #0F ..NUM OF ITERATIONS
0331 PLO MA ..STORE IN MA.0
0332 GHI AC ..TEST FOR SIGN
0333 SHL

```



```

0318 FR0R1      0878     LDI #0B  .. IF DF=0, IT IS POS
031A 3B291      0879     BNF POS  ..
031C RF1        08A0     GLO AC  ..OTHERWISE CONVERT IT TO POS
031D FD001      08A1     SBI #00
031F AF1        08A2     PLO AC
0320 9F1        08A3     GHI AC
0321 7D001      08A4     SDBI #00
0323 RF1        08A5     PHI AC
0324 F8001      08A6     LDI #0D  ..MINUS SIGN
0326 CB1        08A7     LSKP  ..
0327 F8001      08A8     LDI #00
0329 5A1        08A9 POS:   STR AR  ..PUT IT IN SIGN BYT
032A AB1        08B0     GLO NR  ..CHECK DIGIT COUNTER
032B 32321      08B1     BZ LOOP1-#02 ..GO BACK FOR MORE ITERATION
032D 1A1        08B2     INC AR  ..GO TO NEXT DIGIT
032E 2R1        08B3     DEC NR  ..DEC DIGIT CNTR
032F 30271      08B4     BR POS-#02 ..GO BACK FOR MORE CLEAR
0331 F21        08B5     SFX SP
0332 9R1        08B6     GHI NR  ..RESET DIGIT CNTR
0333 AB1        08B7     PLO NR  ..
0334 RF1        08B8 LOOP1:  GLO AC  ..SHIFT BIT OF AC OUT
0335 FF1        08B9     SHL  ..
0336 AF1        0900     PLO AC
0337 9F1        0901     GHI AC
0338 7F1        0902     SHLC .. SAME FOR AC.1
0339 RF1        0903     PHI AC
033A 0A1        0904     LDN AR
033B 7C001      0905     ADCI #00 ..ADD TO LOWEST DIGIT
033D 5A1        0906     STR AR
033E 8D1        0907     GLO MA  ..FOR MORE ITERATION?
033F 3A421      0908     BNZ *+#03 ..CONTINUE IF MORE ITERATION
0341 051        0909     END:   SEP RETN
0342 0A1        0910 NEXT:  LDN AR  ..LOAD DIGIT
0343 7F1        0911     SHLC ..SHIFT LEFT OVER ONCE
0344 5A1        0912     STR AR  ..PUT IT BACK
0345 FF0A1      0913     SMI #0A ..NEED TO INC NEXT DIGIT?
0347 3B4A1      0914     BNF *+#03 ..SKIP IF NOT>10
0349 5A1        0915     STR AR  ..ELSE UPDATE DIGIT
034A 2A1        0916     DEC AR  ..GO TO NEXT DIGIT
034B 2B1        0917     DEC NR  ..DEC DIGIT COUNT
034C AB1        0918     GLO NR  ..CHECK IF 0?
034D 3A421      0919     BNZ NEXT ..IF NOT, DO THE SAME FOR NEXT DIGIT
034F 33411      0920     BDF END  ..OVERFLOWED
0351 2D1        0921     DEC MA  ..DEC NO OF SHIFTS
0352 9R1        0922     GHI NR  ..RESET ADDRESS PTR
0353 521        0923     STR SP  ..PUT DIGIT ON STACK
0354 8A1        0924     GLO AR
0355 F41        0925     ADD
0356 AA1        0926     PLO AR
0357 9A1        0927     GHI AR
0358 7C001      0928     ADCI #00
035A 8A1        0929     PHI AR
035B 30321      0930     BR LOOP1-#02 ...
035D 1          0931     FND
    
```

Appendix C - Sample Program


A sample program to demonstrate the use of the Arithmetic Subroutine Package is given in this appendix. This program accepts two input parameters—PRICE and POUND, calculates the PRICE·POUND product (TOTAL), and outputs TOTAL after rounding and truncation.

The input parameters are in BCD form and a maximum of four digits is allowed. A decimal point is also assumed on the left of the second least significant digit, i.e., $00.00 \leq \text{PRICE}, \text{POUND} \leq 99.99$.

These parameters are then converted into binary numbers and TOTAL is calculated by multiplying PRICE

and POUND in binary. This binary product is divided by 100 to eliminate the last two decimal digits of the eventual BCD TOTAL. If the remainder of the division is greater than fifty, one is added to the 16-bit quotient (for rounding purposes). This latter is then converted back into BCD form.

Note that since the binary-to-BCD routine is designed for 16-bit conversion only, an overflow condition will occur if TOTAL is greater than 327.67. The DF flag sets if overflow occurs.



Flow chart of sample program.

0215	;	0037
0215	D4;	0038	SEP CALL .. DO DECIMAL TO BINARY CONVERSION
0216	076E;	0039	,A(CDB) .. "
0218	027D;	0040	,A(PRICE) .. CONVERT PRICE INTO BINARY
021A	05;	0041	#05 .. PRICE IS 5 CHARS LONG
021B	;	0042	... AC NOW CONTAINS BINARY VALUE
021B	;	0043	... OF PRICE PER POUND
021B	;	0044
021B	D4;	0045	SEP CALL .. PUSH CONTENT OF AC INTO STACK
021C	06E9;	0046	,A(PUSHAC) .. "
021E	;	0047
021E	D4;	0048	SEP CALL .. DO DECIMAL TO BINARY CONVERSION
021F	076E;	0049	,A(CDB) .. "
0221	0282;	0050	,A(LBS) .. CONVERT QUANTITY (LBS)
0223	;	0051	... INTO BINARY
0223	05;	0052	#05 .. QUANTITY IS 5 CHARS LONG
0224	;	0053	... AC NOW CONTAINS BINARY VALUE
0224	;	0054	... OF QUANTITY (LBS)
0224	;	0055
0224	82;	0056	GLO SP .. COPY STACK POINTER TO MA
0225	AD;	0057	PLO MA .. "
0226	1D;	0058	INC MA .. POINT TO AC. 1
0227	;	0059
0227	D4;	0060	SEP CALL .. DO THE MULTIPLICATION
0228	0475;	0061	,A(MPY) .. "
022A	;	0062
022A	;	0063	... DIVIDE BY 100 TO REMOVE LAST TWO
022A	;	0064	... DECIMAL DIGITS
022A	12;	0065	INC SP .. MOVE SP TWO BYTES
022B	12;	0066	INC SP .. BELOW TOP OF STACK, POP PRICE
022C	;	0067	... OFF STACK
022C	F864;	0068	LDI 100 .. LOAD 100 INTO STACK WITH
022E	52;	0069	STR SP .. SP POINTING TO THE HIGH BYTE
022F	22;	0070	DEC SP .. "
0230	F800;	0071	LDI 00 .. "
0232	52;	0072	STR SP .. "
0233	82;	0073	GLO SP .. COPY STACK POINTER TO MA
0234	AD;	0074	PLO MA .. POINT TO HIGH BYTE OF 100
0235	22;	0075	DEC SP .. POINT TO FREE SPACE
0236	D4;	0076	SEP CALL
0237	051E;	0077	,A(DIV) .. DIVIDE PRODUCT BY 100
0239	334A;	0078	BDF LAB3 .. IF OVERFLOW GO TO LAB3
023B	;	0079
023B	;	0080	... CHECK IF REMAINDER IS GREATER
023B	;	0081	... THAN 50, IF SO, ROUND UP
023B	8E;	0082	GLO MQ .. MQ CONTAINS THE REMAINDER
023C	FF32;	0083	SMI 50
023E	3B41;	0084	BNF LAB1 .. IF NO ROUND UP
0240	;	0085	... GO TO LAB1
0240	1F;	0086	INC AC .. IF ROUND UP ADD 1 TO
0241	;	0087	... THE LEAST SIGNIFICANT DIGIT
0241	;	0088
0241	12;	0089	LAB1: INC SP .. MOVE SP DOWN TWO BYTES
0242	12;	0090	INC SP .. BELOW TOP OF STACK
0243	;	0091
0243	D4;	0092	SEP CALL .. DO BINARY TO DECIMAL CONVERSION
0244	0645;	0093	,A(CBD) .. "
0246	0287;	0094	,A(TPR) .. CONVERT TOTAL PRICE INTO DECIMAL
0248	06;	0095	#06 .. TOTAL PRICE IS 6 CHARS LONG
0249	;	0096	... TOTAL PRICE IS STORED IN M(TPR)
0249	;	0097

Partial assembly-language listing of the calculation subroutine.

