

Introduction

The Exclusive-OR (XOR) gate can efficiently implement arithmetic functions such as counters, adders and decoders, using fewer product terms than the standard sum-of-products PLD architecture (AND, fixed OR array). This is demonstrated in Example 1.

To take full advantage of product term usage in a high-speed system design, a high-speed device with a built-in XOR function is needed. The GAL20XV10 fills the need for such a device. The GAL20XV10 achieves a 10ns Tpd while consuming only 90mA Icc (max.). The closest competitor's device offers only a Tpd of 30ns at 180mA Icc. In addition, the generic architecture of the GAL20XV10 gives system designers the ability to configure outputs to any combination of registers, combinatorial, XOR and AND/OR structures.

Design Example

An address counter that uses a comparator to keep track of the block data transfer is a typical application which illustrates the advantages of the GAL20XV10's XOR architecture. If the starting and ending addresses are given, the address counter will generate and increment

the transfer address. The comparator will then compare the counter bits with the ending address. When the counter value equals the ending address, the address comparator will issue a transfer complete signal. The following CUPL example source file (Example 2) shows how this function can be implemented using CUPL compiler syntax. Notice that the syntax demonstrates the usage of .OE and .OEMUX to control the AND/OR product term configuration and XOR configuration, respectively.

Conclusion

This design example illustrates the efficient usage of the XOR function by implementing the address counter with 11 product terms instead of the 14 product terms required with a standard programmable AND, fixed OR configuration. The bit-wise comparator, implemented with the XOR function, also makes the design clear and understandable, as illustrated by the logic equations. With this efficient, easy to understand design, the system can run at up to 100MHz with 10ns tpd.

Example 1. XOR Logic Equation

<p>\$ - XOR function syntax # - OR function syntax</p>	<p>& - AND function syntax ! - INVERT function syntax</p>
<p>XOR Function</p> <p>A \$ B /* 2 PT used</p> <p>(A & B) \$ (C & D) /* 2 PT used</p>	<p>Equivalent AND/OR Function</p> <p>(A & !B) # (!A & B) /* 2 PT used</p> <p>(A & B & !C) # (A & B & !D) /* 4 PT used</p> <p># (!A & C & D) # (!B & C & D)</p>

GAL20XV10: Data Block Transfer Address Detector

Example 2. CUPL Source File

```
Name      APPXV10;
Partno    00;
Date      09/09/99;
Revision  00;
Designer  Jane Doe;
Company   Lattice;
Assembly  None;
Location  None;
Device    g20xv10;

/*****
/* This CUPL example uses the GAL20XV10 to build the */
/* 4-bit up counter with load function and a 4-bit */
/* comparator. This counter implementation takes */
/* advantage of the built-in XOR function of the */
/* GAL20XV10. It also shows the XOR and AND/OR */
/* configuration in CUPL syntax */
*****/

/** Input definition **/

PIN 1      = SYSCLK;
PIN 2      = SA0;      /* STARTING ADDRESS BITS */
PIN 3      = SA1;
PIN 4      = SA2;
PIN 5      = SA3;
PIN 6      = EA0;      /* ENDING ADDRESS BITS */
PIN 7      = EA1;
PIN 8      = EA2;
PIN 9      = EA3;
PIN 10     = STARTLD; /* STARTING ADDRESS LOAD */
PIN 11     = OE_COMP;
PIN 13     = OUT_EN;

/** Output Definition **/

PIN 23 = !AC0;      /* ADDRESS COUNTER BITS */
PIN 22 = !AC1;
PIN 21 = !AC2;
PIN 20 = !AC3;
PIN 19 = !CMP0;     /* ADDRESS COMPARE BITS */
PIN 18 = !CMP1;
PIN 17 = !CMP2;
PIN 16 = !CMP3;
PIN 15 = EQUAL;     /* EQUALITY COMPARE */

/** Equations **/

AC0.D = !STARTLD & AC0      /* AC0 TOGGLE WITH CLOCK */
      $ STARTLD & SA0;     /* LOAD SA0 */
AC0.OEMUX = OUT_EN;
```

GAL20XV10: Data Block Transfer Address Detector

```
AC1.D = !STARTLD & AC0           /** AC1 CNT UP CONDITION **/  
      $ !STARTLD & AC1           /** TOGGLE AC1 **/  
      # STARTLD & SA1;           /** LOAD SA1 **/  
AC1.OEMUX = OUT_EN;  
  
AC2.D = !STARTLD & AC0 & AC1     /** AC2 CNT UP CONDITION **/  
      $ !STARTLD & AC2           /** TOGGLE AC2 **/  
      # STARTLD & SA2;           /** LOAD SA2 **/  
AC2.OEMUX = OUT_EN;  
  
AC3.D = !STARTLD & AC0 & AC1 & AC2 /** AC3 CNT UP CONDITION **/  
      $ !STARTLD & AC3           /** TOGGLE AC3 **/  
      # STARTLD & SA3;           /** LOAD SA3 **/  
AC3.OEMUX = OUT_EN;  
  
CMP0 = AC0 $ EA0;                /** COMPARE ADDR BIT0 **/  
CMP0.OEMUX = OUT_EN;  
  
CMP1 = AC1 $ EA1;                /** COMPARE ADDR BIT1 **/  
CMP1.OEMUX = OUT_EN;  
  
CMP2 = AC2 $ EA2;                /** COMPARE ADDR BIT2 **/  
CMP2.OEMUX = OUT_EN;  
  
CMP3 = AC3 $ EA3;                /** COMPARE ADDR BIT3 **/  
CMP3.OEMUX = OUT_EN;  
  
EQUAL = !CMP0 & !CMP1 & !CMP2 & !CMP3; /** MAGNITUDE COMPARE **/  
EQUAL.OE = OE_COMP;
```



Copyright © 1996 Lattice Semiconductor Corporation.

E²CMOS, GAL, ispGAL, ispLSI, pLSI, pDS, Silicon Forest, UltraMOS, Lattice Logo, L with Lattice Semiconductor Corp. and L (Stylized) are registered trademarks of Lattice Semiconductor Corporation (LSC). The LSC Logo, Generic Array Logic, In-System Programmability, In-System Programmable, ISP, ispATE, ispCODE, ispDOWNLOAD, ispGDS, ispStarter, ispSTREAM, ispTEST, ispTURBO, Latch-Lock, pDS+, RFT, Total ISP and Twin GLB are trademarks of Lattice Semiconductor Corporation. ISP is a service mark of Lattice Semiconductor Corporation. All brand names or product names mentioned are trademarks or registered trademarks of their respective holders.

Lattice Semiconductor Corporation (LSC) products are made under one or more of the following U.S. and international patents: 4,761,768 US, 4,766,569 US, 4,833,646 US, 4,852,044 US, 4,855,954 US, 4,879,688 US, 4,887,239 US, 4,896,296 US, 5,130,574 US, 5,138,198 US, 5,162,679 US, 5,191,243 US, 5,204,556 US, 5,231,315 US, 5,231,316 US, 5,237,218 US, 5,245,226 US, 5,251,169 US, 5,272,666 US, 5,281,906 US, 5,295,095 US, 5,329,179 US, 5,331,590 US, 5,336,951 US, 5,353,246 US, 5,357,156 US, 5,359,573 US, 5,394,033 US, 5,394,037 US, 5,404,055 US, 5,418,390 US, 5,493,205 US, 0194091 EP, 0196771B1 EP, 0267271 EP, 0196771 UK, 0194091 GB, 0196771 WG, P3686070.0-08 WG. LSC does not represent that products described herein are free from patent infringement or from any third-party right.

The specifications and information herein are subject to change without notice. Lattice Semiconductor Corporation (LSC) reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. LSC recommends its customers obtain the latest version of the relevant information to establish, before ordering, that the information being relied upon is current.

LSC warrants performance of its products to current and applicable specifications in accordance with LSC's standard warranty. Testing and other quality control procedures are performed to the extent LSC deems necessary. Specific testing of all parameters of each product is not necessarily performed, unless mandated by government requirements.

LSC assumes no liability for applications assistance, customer's product design, software performance, or infringements of patents or services arising from the use of the products and services described herein.

LSC products are not authorized for use in life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited.

LATTICE SEMICONDUCTOR CORPORATION

5555 Northeast Moore Court
Hillsboro, Oregon 97124 U.S.A.
Tel.: (503) 681-0118
FAX: (503) 681-3037
<http://www.latticesemi.com>

November 1996
