


## Introduction

While GAL devices do not have a true CMOS output structure, in most cases they are able to reliably drive CMOS inputs. GAL devices are designed with TTL-level input and output specifications. There are two reasons for this.

First, because GAL devices are as fast, or faster than the fastest equivalent bipolar devices, they are often used as bipolar replacements. While a design may initially be implemented with bipolar devices, often the designer has the opportunity to replace the bipolar device with the lower-power and better-tested GAL device. In these cases, the GAL device must drop into the same socket with identical functionality.

Second, switching noise is greatly reduced by using TTL-level outputs. Switching an output from Vcc to Ground will generate considerably more noise than switching from a TTL high to a TTL low.

**Figure 1. Typical Output**



## NMOS Outputs

GAL devices use a NMOS output structure, which does not allow the output signal to go to the rail but still gives plenty of margin to TTL specs. The NMOS output structure also completely eliminates any possibility of latch-up.

Under typical conditions of room temperature and nominal Vcc, GAL devices will exhibit a VOH of about 4.2 volts. This value will change somewhat with temperature, Vcc and normal process variations. Process and temperature are the most important factors, since they affect the amount of voltage drop between Vcc and the output pin. Therefore, the most valuable way to specify a VOH value is to specify the difference between Vcc and VOH. In this manner, a designer with greater control over Vcc can know exactly what the true worst-case VOH value will be. The tables below show the VOH values that can be expected under different conditions.

As the output voltage of the GAL device drops with Vcc, the input transition point of the CMOS devices being driven also drop.

Using pull-up resistors on the outputs of the GAL device helps to assure proper CMOS output levels. A 10 Kohm pull-up resistor will pull a GAL device's output to the rail. Of course the time required to do so depends on the total capacitance on the output pin, which includes the I/O capacitance of the GAL device output, the input capacitance of the devices being driven and the parasitic capacitances on the board.

As for the GAL16/20V8Z and GAL16/20V8ZD zero-power devices, the DC specification guarantee the CMOS output specification at IOH of -100µA at VOH of Vcc-1V. These devices will be able to drive CMOS inputs without the pull-up resistors on the output of the GAL devices.

**Table 1. Commercial and Industrial Devices**

Specification	Condition	Min. Value
VOH	IOH = -3.2 mA	2.4 V

**Table 2. Military Devices**

Specification	Condition	Min. Value
VOH	IOH = -2.0 mA	2.4 V



Copyright © 1996 Lattice Semiconductor Corporation.

E<sup>2</sup>CMOS, GAL, ispGAL, ispLSI, pLSI, pDS, Silicon Forest, UltraMOS, Lattice Logo, L with Lattice Semiconductor Corp. and L (Stylized) are registered trademarks of Lattice Semiconductor Corporation (LSC). The LSC Logo, Generic Array Logic, In-System Programmability, In-System Programmable, ISP, ispATE, ispCODE, ispDOWNLOAD, ispGDS, ispStarter, ispSTREAM, ispTEST, ispTURBO, Latch-Lock, pDS+, RFT, Total ISP and Twin GLB are trademarks of Lattice Semiconductor Corporation. ISP is a service mark of Lattice Semiconductor Corporation. All brand names or product names mentioned are trademarks or registered trademarks of their respective holders.

Lattice Semiconductor Corporation (LSC) products are made under one or more of the following U.S. and international patents: 4,761,768 US, 4,766,569 US, 4,833,646 US, 4,852,044 US, 4,855,954 US, 4,879,688 US, 4,887,239 US, 4,896,296 US, 5,130,574 US, 5,138,198 US, 5,162,679 US, 5,191,243 US, 5,204,556 US, 5,231,315 US, 5,231,316 US, 5,237,218 US, 5,245,226 US, 5,251,169 US, 5,272,666 US, 5,281,906 US, 5,295,095 US, 5,329,179 US, 5,331,590 US, 5,336,951 US, 5,353,246 US, 5,357,156 US, 5,359,573 US, 5,394,033 US, 5,394,037 US, 5,404,055 US, 5,418,390 US, 5,493,205 US, 0194091 EP, 0196771B1 EP, 0267271 EP, 0196771 UK, 0194091 GB, 0196771 WG, P3686070.0-08 WG. LSC does not represent that products described herein are free from patent infringement or from any third-party right.

The specifications and information herein are subject to change without notice. Lattice Semiconductor Corporation (LSC) reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. LSC recommends its customers obtain the latest version of the relevant information to establish, before ordering, that the information being relied upon is current.

LSC warrants performance of its products to current and applicable specifications in accordance with LSC's standard warranty. Testing and other quality control procedures are performed to the extent LSC deems necessary. Specific testing of all parameters of each product is not necessarily performed, unless mandated by government requirements.

LSC assumes no liability for applications assistance, customer's product design, software performance, or infringements of patents or services arising from the use of the products and services described herein.

LSC products are not authorized for use in life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited.

#### LATTICE SEMICONDUCTOR CORPORATION

5555 Northeast Moore Court  
Hillsboro, Oregon 97124 U.S.A.

Tel.: (503) 681-0118

FAX: (503) 681-3037

<http://www.latticesemi.com>

November 1996

---