

Lattice Semiconductor Design Tool Strategy

Introduction

The Lattice Semiconductor Corporation (LSC) design tool strategy for the ispLSI and pLSI families is to support a wide range of design environments. LSC provides both a proprietary PC-based solution (pDS®) as well as third-party compatible CAE tools (pDS+™ Fitters) that run on PC, Sun and Hewlett Packard (HP) workstation platforms.


The LSC pDS pLSI/ispLSI software provides a comprehensive, high-performance, low-cost package for logic development. Developed and supported by LSC, pDS provides an easy-to-use Windows-based graphical interface using a mouse and pull-down menus. Design entry includes Boolean equations, standard and TTL macros. For simulation, timing tables are included as a standard offering. Additionally, pDS interfaces with third-party tools for full functional and timing simulation. pDS soft-

ware generates industry standard JEDEC programming files and supports direct download into ispLSI devices.

LSC's pDS+ (pDS Plus) solution supports multiple third-party CAE tools, providing designers with the capability to design in familiar CAE environments. These third-party CAE tools offer schematic capture, hardware description language (such as VHDL), state machine language, Boolean equation, and macro design entry as well as functional and timing simulators for design verification.

LSC's pDS and pDS+ solutions give designers powerful, easy to use, cost-effective design tools to meet their development needs. Each third-party vendor must adhere to strict quality and certification requirements before becoming qualified, thus ensuring superior support.

Figure 1. pDS and pDS+ Design Flows



Lattice Semiconductor Design Tool Strategy

Design Flow

There are three steps in the LSC ispLSI and pLSI design flow: design entry, device fitting (logic partitioning, place and route), and design verification. (See the pDS and pDS+ Design Flow). This section outlines the design flow of the pDS and pDS+ solutions.

pDS

LSC's pDS solution is a comprehensive, self-contained design solution which operates on a PC under Microsoft Windows™. pDS uses familiar ABEL-like Boolean equations, standard macros and a library of TTL macros for design entry, and provides manual partitioning, high speed automatic place and route, and simulation timing tables for design verification. A variety of simulators, such as Viewlogic's Viewsim simulation package, are compatible with pDS for functional and timing simulation.

After the development work has been completed, the design is ready to be programmed into a device. For third-party programming support, the pDS package generates a JEDEC fusemap. Alternatively, the ispLSI devices can be programmed directly from the PC with the LSC isp Engineering Kit.

The pDS development systems are ideal for designers who desire a cost-effective, user friendly approach to ispLSI and pLSI design.

pDS+

The pDS+ solution combines third-party CAE tools for design entry and verification with the LSC pDS+ Fitter for device fitting to offer a powerful and complete development solution. LSC pDS+ Fitters support a broad range of third party design tools, including:

Vendor	Design Tool
Cadence	Concept, Synergy, Verilog-XL, Leapfrog
Data I/O	ABEL, Synario
Exemplar Logic	Galileo Logic Explorer
ISDATA	LOG/iC Classic, LOG/iC 2
Mentor Graphics	Design Architect, Autologic & Autologic II, Quicksim II, Quick-VHDL, System V (Model Tech)
Logical Devices	CUPL

OrCAD	SDT, PLD, VST 386+, Capture for Windows, Simulate for Windows, Express
Synopsys	Design Compiler Expert & Professional, FPGA Compiler, VSS, Design Time
Viewlogic	PRO Series, Workview Plus, Powerview, Workview Office

The design entry step is typically performed with schematic capture, Boolean equations, state machines, truth tables or a Hardware Description Language (HDL). Once design entry is complete, the design is ready to be implemented into a LSC ispLSI or pLSI device.

The LSC pDS+ Fitter uses architecture-specific algorithms to synthesize a logic description into an ispLSI or pLSI device. Steps in the device fitting process include logic optimization and minimization, automatic logic partitioning, and automatic place and route.

pDS+ also supports design verification. Design verification options include both functional and timing simulation. Various combinations of graphical and text-based functional and timing simulators are supported by third-party CAE vendors.

Following design verification, the LSC pDS+ Fitter generates a JEDEC fusemap for device programming. The design can be programmed into a pLSI device using third-party programmers. In addition, the ispLSI devices can be programmed directly from a PC using LSC's isp Engineering Kit, or from dedicated logic designed into the end-system.



Copyright © 1996 Lattice Semiconductor Corporation.

E²CMOS, GAL, ispGAL, ispLSI, pLSI, pDS, Silicon Forest, UltraMOS, Lattice Logo, L with Lattice Semiconductor Corp. and L (Stylized) are registered trademarks of Lattice Semiconductor Corporation (LSC). The LSC Logo, Generic Array Logic, In-System Programmability, In-System Programmable, ISP, ispATE, ispCODE, ispDOWNLOAD, ispGDS, ispStarter, ispSTREAM, ispTEST, ispTURBO, Latch-Lock, pDS+, RFT, Total ISP and Twin GLB are trademarks of Lattice Semiconductor Corporation. ISP is a service mark of Lattice Semiconductor Corporation. All brand names or product names mentioned are trademarks or registered trademarks of their respective holders.

Lattice Semiconductor Corporation (LSC) products are made under one or more of the following U.S. and international patents: 4,761,768 US, 4,766,569 US, 4,833,646 US, 4,852,044 US, 4,855,954 US, 4,879,688 US, 4,887,239 US, 4,896,296 US, 5,130,574 US, 5,138,198 US, 5,162,679 US, 5,191,243 US, 5,204,556 US, 5,231,315 US, 5,231,316 US, 5,237,218 US, 5,245,226 US, 5,251,169 US, 5,272,666 US, 5,281,906 US, 5,295,095 US, 5,329,179 US, 5,331,590 US, 5,336,951 US, 5,353,246 US, 5,357,156 US, 5,359,573 US, 5,394,033 US, 5,394,037 US, 5,404,055 US, 5,418,390 US, 5,493,205 US, 0194091 EP, 0196771B1 EP, 0267271 EP, 0196771 UK, 0194091 GB, 0196771 WG, P3686070.0-08 WG. LSC does not represent that products described herein are free from patent infringement or from any third-party right.

The specifications and information herein are subject to change without notice. Lattice Semiconductor Corporation (LSC) reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. LSC recommends its customers obtain the latest version of the relevant information to establish, before ordering, that the information being relied upon is current.

LSC warrants performance of its products to current and applicable specifications in accordance with LSC's standard warranty. Testing and other quality control procedures are performed to the extent LSC deems necessary. Specific testing of all parameters of each product is not necessarily performed, unless mandated by government requirements.

LSC assumes no liability for applications assistance, customer's product design, software performance, or infringements of patents or services arising from the use of the products and services described herein.

LSC products are not authorized for use in life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited.

LATTICE SEMICONDUCTOR CORPORATION

5555 Northeast Moore Court
Hillsboro, Oregon 97124 U.S.A.

Tel.: (503) 681-0118

FAX: (503) 681-3037

<http://www.latticesemi.com>

November 1996
