

ASSP

Single Serial Input PLL Frequency Synthesizer On-Chip 2.5 GHz Prescaler

MB15E06

■ DESCRIPTION

The Fujitsu MB15E06 is serial input Phase Locked Loop (PLL) frequency synthesizers with a 2.5 GHz prescaler. A 64/65 or a 128/129 can be selected for the prescaler that enables pulse swallow operation.

The latest BiCMOS process technology is used, resultantly a supply current is limited as low as 8mA typ. This operates with a supply voltage of 3.0V (typ.).


Furthermore, a super charger circuit is included to get a fast tuning as well as low noise performance. As a result of this, MB15E06 is ideally suitable for digital mobile communications, such as GPS (Global Positioning System), Wireless LAN, CATV (CAble TeleVision) etc.

■ FEATURES

- High frequency operation: 2.5 GHz max
- Low power supply voltage: $V_{CC} = 2.7$ to 3.6V
- Very Low power supply current : $I_{CC} = 8.0$ mA typ. ($V_{CC} = 3V$)
- Power saving function : $I_{PS} = 10$ μ A max.
- Pulse swallow function: 64/65 or 128/129
- Serial input 14-bit programmable reference divider: $R = 5$ to 16,383
- Serial input 18-bit programmable divider consisting of:
 - Binary 7-bit swallow counter: 0 to 127
 - Binary 11-bit programmable counter: 5 to 2,047
- Wide operating temperature: $T_a = -40$ to 85°C
- Plastic 16-pin SSOP package (FPT-16P-M05)

■ PACKAGE


16-pin, Plastic SSOP



(FPT-16P-M05)

This device contains circuitry to protect the inputs against damage due to high static voltages or electroc fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


■ PIN ASSIGNMENT



■ PIN DESCRIPTIONS

Pin No.	Pin Name	I/O	Descriptions
1	OSC _{IN}	I	Programmable reference divider input. Oscillator input. Connection for an crystal or a TCXO. TCXO should be connected with a coupling capacitor.
2	OSC _{OUT}	O	Oscillator output. Connection for an external crystal.
3	V _P	–	Power supply voltage input for the charge pump.
4	V _{CC}	–	Power supply voltage input.
5	Do	O	Charge pump output. Phase of the charge pump can be reversed by FC input.
6	GND	–	Ground.
7	Xfin	I	Prescaler complementary input, and should be grounded via a capacitor.
8	fin	I	Prescaler input. Connection with an external VCO should be done with AC coupling.
9	Clock	I	Clock input for the 19-bit shift register. Data is shifted into the shift register on the rising edge of the clock. (<i>Open is prohibited.</i>)
10	Data	I	Serial data input using binary code. The last bit of the data is a control bit. (<i>Open is prohibited.</i>) Control bit = "H" ; Data is transmitted to the programmable reference counter. Control bit = "L" ; Data is transmitted to the programmable counter.
11	LE	I	Load enable signal input (<i>Open is prohibited.</i>) When LE is high, the data in the shift register is transferred to a latch, according to the control bit in the serial data.
12	PS	I	Power saving mode control. This pin must be set at "L" at Power-ON. (<i>Open is prohibited.</i>) PS = "H" ; Normal mode PS = "L" ; Power saving mode
13	ZC	I	Forced high-impedance control for the charge pump (with internal pull up resistor.) ZC = "H" ; Normal Do output. ZC = "L" ; Do becomes high impedance.
14	LD/fout	O	Lock detect signal output(LD)/phase comparator monitoring output (fout). The output signal is selected by LDS bit in the serial data. LDS = "H" ; outputs fout (fr/fp monitoring output) LDS = "L" ; outputs LD ("H" at locking, "L" at unlocking.)
15	φP	O	Phase comparator output for an external charge pump.
16	φR	O	Phase comparator output for an external charge pump.

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit	Remark
Power supply voltage	V_{CC}	-0.5 to +4.0	V	
	V_P	V_{CC} to +6.0	V	
Input voltage	V_I	-0.5 to V_{CC} +0.5	V	
Output voltage	V_O	-0.5 to V_{CC} +0.5	V	
Storage temperature	T_{stg}	-55 to +125	°C	

Note: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit	Remark
		Min	Typ	Max		
Power supply voltage	V_{CC}	2.7	3.0	3.6	V	
	V_P	V_{CC}	—	6.0	V	
Input voltage	V_I	GND	—	V_{CC}	V	
Operating temperature	T_a	-40	—	+85	°C	

Notes: To protect against damage by electrostatic discharge, note the following handling precautions:

- Store and transport devices in conductive containers.
- Use properly grounded workstations, tools, and equipment.
- Turn off power before inserting or removing this device into or from a socket.
- Protect leads with conductive sheet, when transporting a board mounted device.

■ ELECTRICAL CHARACTERISTICS

Parameter		Symbol	Condition	Value			Unit
				Min	Typ	Max	
Power supply current*1		I _{CC}	f _{inIF} = 2500MHz, f _{osc} = 12MHz	–	8.0	–	mA
Power saving current*2		I _{PS}	V _{CC} current at PS = "L" and ZC = "H"	–	–	10	μA
Operating frequency		f _{in}		100	–	2500	MHz
Crystal oscillator operating frequency		f _{OSC}	min. 500mVp-p	3	–	40	MHz
Input sensitivity	f _{in}	V _{f_{inIF}}	50Ω termination (Refer to the test circuit.)	–10	–	+2	dBm
	OSCin	V _{OSC}		500	–	V _{CC}	mVp-p
Input voltage	Data, Clock, LE, PS, ZC	V _{IH}		V _{CC} ×0.7	–	–	V
		V _{IL}		–	–	V _{CC} ×0.3	
Input current	Data, Clock, LE, PS	I _{IH}		–1.0	–	+1.0	μA
		I _{IL}		–1.0	–	+1.0	
	ZC	I _{IH}		–1.0	–	+1.0	μA
		I _{IL}	Pull up input	–100	–	0	
	OSCin	I _{IH}		0	–	+100	μA
		I _{IL}		–100	–	0	
Output voltage	φP	V _{OL}	Open drain output	–	–	0.4	V
	φR, LD/fout	V _{OH}		V _{CC} –0.4	–	–	V
		V _{OL}		–	–	0.4	
	Do	V _{DOH}		V _{CC} –0.4	–	–	V
		V _{DOL}		–	–	0.4	
High impedance cutoff current	Do	I _{OFF}		–	–	1.1	μA
Output current	φP	I _{OL}	Open drain output	1.0	–	–	mA
	φR, LD/fou	I _{OH}		–	–	–1.0	mA
		I _{OL}		1.0	–	–	
	Do	I _{DOH}	V _{CC} = 3.0V, V _p = 5V, V _{DOH} = 4.0V	–	–10.0*2	–	mA
		I _{DOL}	V _{CC} = 3.0V, V _p = 5V, V _{DOL} = 1.0V	–	10.0*2	–	

*1: Conditions ; V_{CC} = 3.0V, T_a = 25°C, in locking state.

*2: Conditions ; T_a = 25°C

■ FUNCTION DESCRIPTIONS

Pulse Swallow Function

The divide ratio can be calculated using the following equation:

$$f_{VCO} = [(M \times N) + A] \times f_{osc} \div R \quad (A < N)$$

- f_{VCO} : Output frequency of external voltage controlled oscillator (VCO)
- N : Preset divide ratio of binary 11-bit programmable counter (5 to 2,047)
- A : Preset divide ratio of binary 7-bit swallow counter ($0 \leq A \leq 127$)
- f_{osc} : Output frequency of the reference frequency oscillator
- R : Preset divide ratio of binary 14-bit programmable reference counter (5 to 16,383)
- M : Preset divide ratio of modules prescaler (64 or 128)

Serial Data Input

Serial data is processed using the Data, Clock, and LE pins. Serial data controls the programmable reference divider and the programmable divider separately.

Binary serial data is entered through the Data pin.


One bit of data is shifted into the shift register on the rising edge of the clock. When the load enable pin is high, stored data is latched according to the control bit data as follows:

Table.1 Control Bit

Control bit (CNT)	Destination of serial data
H	17 bit latch (for the programmable reference divider)
L	18 bit latch (for the programmable divider)

Shift Register Configuration


Programmable Reference Counter



- CNT : Control bit [Table. 1]
- R1 to R14 : Divide ratio setting bit for the programmable reference counter (5 to 16,383) [Table. 2]
- SW : Divide ratio setting bit for the prescaler (64/65 or 128/129) [Table. 5]
- FC : Phase control bit for the phase comparator [Table. 7]
- LDS : LD/fout signal select bit [Table. 6]

Note: Start data input with MSB first

Programmable Reference Counter



CNT : Control bit

N1 to N11 : Divide ratio setting bits for the programmable counter (5 to 2,047)

A1 to A7 : Divide ratio setting bits for the swallow counter (0 to 127)

[Table. 1]

[Table. 3]

[Table. 4]

Note: Start data input with MSB first

Table2. Binary 14-bit Programmable Reference Counter Data Setting

[illegible]

Note: • Divide ratio less than 5 is prohibited.

Table.3 Binary 11-bit Programmable Counter Data Setting

[illegible]

Note: • Divide ratio less than 5 is prohibited.

- Divide ratio (N) range = 5 to 2,047

Table.4 Binary 7-bit Swallow Counter Data Setting

Divide ratio (A)	A 7	A 6	A 5	A 4	A 3	A 2	A 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
·	·	·	·	·	·	·	·
127	1	1	1	1	1	1	1

Note: • Divide ratio (A) range = 0 to 127

Table. 5 Prescaler Data Setting

SW	Prescaler Divide ratio
H	64/65
L	128/129

Table. 6 LD/fout Output Select Data Setting

LDS	LD/fout output signal
H	fout signal
L	LD signal

Relation between the FC input and phase characteristics


The FC bit changes the phase characteristics of the phase comparator. Both the internal charge pump output level (D_o) and the phase comparator output (ϕR , ϕP) are reversed according to the FC bit. Also, the monitor pin (f_{OUT}) output is controlled by the FC bit. The relationship between the FC bit and each of D_o , ϕR , and ϕP is shown below.

Table. 7 FC Bit Data Setting (LDS = "H")

	FC = High				FC = Low			
	D_o	ϕR	ϕP	LD/fout	D_o	ϕR	ϕP	LD/fout
$f_r > f_p$	H	L	L	(fr)	L	H	Z*	(fp)
$f_r < f_p$	L	H	Z*	(fr)	H	L	L	(fp)
$f_r = f_p$	Z*	L	Z*	(fr)	Z*	L	Z*	(fp)

* : High impedance

When designing a synthesizer, the FC pin setting depends on the VCO and LPF characteristics.



Power Saving Mode (Intermittent Mode Control Circuit)

Setting a PS pin to Low, the IC enters into power saving mode resultantly current consumption can be limited to 10 μ A (max.). Setting PS pin to High, power saving mode is released so that the IC works normally.

In addition, the intermittent operation control circuit is included which helps smooth start up from the power saving mode. In general, the power consumption can be saved by the intermittent operation that powering down or waking up the synthesizer. Such case, if the PLL is powered up uncontrolled, the resulting phase comparator output signal is unpredictable due to an undefined phase relation between reference frequency (f_r) and comparison frequency (f_p) and may in the worst case take longer time for lock up of the loop.

To prevent this, the intermittent operation control circuit enforces a limited error signal output of the phase detector during power up, thus keeping the loop locked.

During the power saving mode, the corresponding section except for indispensable circuit for the power saving function stops working, then current consumption is reduced to 10 μ A per one PLL section.

At that time, the Do and LD become the same state as when a loop is locking. That is, the Do becomes high impedance.

A VCO control voltage is naturally kept at the locking voltage which defined by a LPF's time constant. As a result of this, VCO's frequency is kept at the locking frequency.

- Note:
- While the power saving mode is executed, ZC pin should be set at "H" or open. If ZC is set at "L" during power saving mode, approximately 10 μ A current flows.
 - PS pin must be set "L" at Power-ON.
 - The power saving mode can be released (PS : L \rightarrow H) 1 μ s later after power supply remains stable.
 - During the power saving mode, it is possible to input the serial data.


Table.8 PS Pin Setting

PS pin	Status
H	Normal mode
L	Power saving mode

Table.9 ZC Pin Setting

ZC pin	Do output
H	Normal output
L	High impedance

■ SERIAL DATA INPUT TIMING




On rising edge of the clock, one bit of the data is transferred into the shift register.


Parameter	Min.	Typ.	Max.	Unit
t1	20	–	–	ns
t2	20	–	–	ns
t3	30	–	–	ns
t4	20	–	–	ns

Parameter	Min.	Typ.	Max.	Unit
t5	30	–	–	ns
t6	100	–	–	ns
t7	100	–	–	ns


■ PHASE COMPARATOR OUTPUT WAVEFORM




[FC = "H"]




[FC = "L"]



- Notes:
1. Phase error detection range: -2π to $+2\pi$
 2. Pulses on Do output signal during locked state are output to prevent dead zone.
 3. LD output becomes low when phase is t_{wu} or more. LD output becomes high when phase error is t_{wl} or less and continues to be so for three cycles or more.
 4. t_{wu} and t_{wl} depend on OSC_{in} input frequency.
 $t_{wu} \geq 8/f_{osc}$ (e. g. $t_{wu} \geq 625ns$, $f_{osc} = 12.8$ MHz)
 $t_{wl} \leq 16/f_{osc}$ (e. g. $t_{wl} \leq 1250ns$, $f_{osc} = 12.8$ MHz)
 5. LD becomes high during the power saving mode ($PS = "L"$.)

■ TEST CIRCUIT (for Measuring Input Sensitivity fin/OSCin)


■ APPLICATION EXAMPLE




C₁, C₂ : Depend on the crystal parameters

TYPICAL CHARACTERISTICS


Do Output Current



fin Input Sensitivity




OSCin Input Characteristics




(Continued)

(Continued)

fin Input Impedance




OSCin Input Impedance




REFERENCE INFORMATION

Typical plots measured with the test circuit are shown below. Each plot shows lock up time, phase noise and reference leakage.




- $f_{vco} = 1835 \text{ MHz}$
- $K_v = 87 \text{ MHz/v}$
- $f_r = 200 \text{ kHz}$
- $f_{osc} = 13 \text{ MHz}$
- LPF:




PLL Lock Up Time = 500 μs
(1797.6 MHz \rightarrow 1872.4 MHz, within $\pm 1 \text{ kHz}$)

$\Delta \text{MKr} x : 500.01844 \mu\text{s}$
 $y : -74.8009 \text{ MHz}$



$\Delta \text{MKr} x : 500.01844 \mu\text{s}$
 $y : -74.8009 \text{ MHz}$




PLL Phase Noise
@ within loop band = 69.4 dBc/Hz

REF 0.0 dBm ATT 10 dB

10dB/

RBW
300 Hz

VBW
300 Hz



SPAN 50.0 kHz CENTER 1.8350000 GHz

PLL Reference Leakage


@ 200 kHz offset = 74.6 dBc

REF 0.0 dBm ATT 10 dB

10dB/

RBW
10 kHz

VBW
10 kHz




SPAN 1.00 MHz CENTER 1.83500 GHz

MB15E06

■ ORDERING INFORMATION

Part number	Package	Remarks
MB15E06PFV1	16-pin Plastic SSOP (FPT-16P-M05)	

■ PACKAGE DIMENSION



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 1015 Kamikodanaka,
Nakahara-ku, Kawasaki-shi,
Kanagawa 211, Japan
Tel: (044) 754-3753
Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
63303 Dreieich-Buchschlag,
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED
No. 51 Bras Basah Road,
Plaza By The Park,
#06-04 to #06-07
Singapore 189554
Tel: 336-1600
Fax: 336-1609

All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor application. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey and license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.