

# MB40568

## 1-CHANNEL 8-BIT A/D CONVERTER

### 1-CHANNEL 8-BIT LOW POWER VIDEO A/D CONVERTER ON-CHIP CLAMP CIRCUIT


The Fujitsu MB40568 is a low power ultra-high speed video A/D converter fabricated with Fujitsu Advanced Bipolar Technology. The MB40568 also adopts the fully parallel comparison technique (flash method) for high speed conversion and can convert wide-band analog signals, such as a video signal, to digital at a sampling rate of DC through 20 mega-samples/sec. Because of such high-speed operation and on-chip clamp/reference voltage generator circuitry, the MB40568 is suitable for digital video applications such as digital TV, video processing with a computer, or radar signal processing.

- Resolution: 8 bits
- Linearity error:  $\pm 0.15$  (typical)
- Maximum conversion rate: 20 MSPS minimum
- Analog input voltage: 0V to 3.0V, 2V<sub>P-P</sub> (with clamp circuit)  
3.0V to 5.0V (without clamp circuit)
- Digital I/O level: TTL compatible
- Single power supply: +5V
- Power dissipation: 200 mW typical
- Package: Standard 22-pin DIP package: Suffix: —P  
Standard 24-pin SOP package: Suffix: —PF


#### ABSOLUTE MAXIMUM RATINGS (see Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CCA</sub> V <sub>CCD</sub>	−0.5 to +7.0	V
Digital Input Voltage	V <sub>IND</sub>	−0.5 to +7.0	V
Analog Input Voltage	V <sub>INA</sub>	−0.5 to V <sub>CC</sub> +0.5	V
Analog Reference Voltage	V <sub>RB</sub>	−0.5 to V <sub>CC</sub> +0.5	V
Clamp Circuit Input Voltage	V <sub>INC</sub>	−0.5 to V <sub>CC</sub> +0.5	V
Storage Temperature	T <sub>STG</sub>	−55 to +125	°C

**Note :** Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




**PLASTIC PACKAGE  
DIP-22P-M04**



**PLASTIC PACKAGE  
FPT-24P-M02**

#### PIN ASSIGNMENT (TOP-VIEW)



SOP: Please refer to page 16.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.




Figure 1a. MB40568 Block Diagram – DIP




Figure 1b. MB40568 Block Diagram – SOP

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Power supply voltage <sup>1</sup>	$V_{CC}$ $V_{CCD}$	4.75	5.00	5.25	V
Analog input voltage	$V_{INA}$	$V_{RB}$		$V_{CCA}$	V
Analog reference voltage <sup>2</sup>	$V_{RB}$	2.75	3	3.25	V
Clamp circuit input voltage	$V_{INC}$	0		3	V
Clamp capacitance	$C_{CLMP}$	1			MF
Digital high-level output current <sup>3</sup>	$I_{OH}$	-400			$\mu A$
Digital low-level output current	$I_{OL}$			1.6	mA
Clock pulse width at high level	$t_{W+}$	22.5			ns
Clock pulse width at low level	$t_{W-}$	22.5			ns
Operating temperature	$T_A$	0		70	$^{\circ}C$

**Notes:** <sup>1</sup> Keep  $V_{CCA}$  and  $V_{CCD}$  at the same potential.  
<sup>2</sup> For SOP, set  $V_{CCA}$  and  $V_{RB}$  at  $2.0V \pm 0.1V$ .  
<sup>3</sup> Clamp circuit input voltage is set at  $(V_{CCA}-V_{CLMP})$ .

## ELECTRICAL CHARACTERISTICS

### ANALOG DC CHARACTERISTICS

(V<sub>CCA</sub>=V<sub>CCD</sub>=4.75 to 5.25V, T<sub>A</sub>=0 to 70°C)

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
Resolution					8	Bit
Linearity Error*	LE	DC		±0.15	±0.3	%
Equivalent Analog Input Resistance	R <sub>INA</sub>	$R_{INA} = \frac{V_{CCA} - V_{RB}}{I_{IHA} - I_{ILA}}$	300			kΩ
Analog Input Capacitance	C <sub>INA</sub>	f <sub>INA</sub> =1 MHz		40	50	pF
Analog High-Level Input Current	I <sub>IHA</sub>	V <sub>INA</sub> =V <sub>CCA</sub>			45	μA
Analog Low-Level Input Current	I <sub>ILA</sub>	V <sub>INA</sub> =V <sub>RB</sub>			40	μA
Clamp Circuit Input Current	I <sub>INC</sub>	V <sub>INC</sub> =0V	-600	-200		μA
Clamp Voltage	V <sub>CLMP</sub>			V <sub>RB</sub> +0.2		V
Reference Current	I <sub>RB</sub>	SOP	8.5	-5.5	-3.0	mA
Reference Voltage	V <sub>RB</sub>	DIP	0.6×V <sub>CC</sub> -0.1	0.6 × V <sub>CC</sub>	0.6 × V <sub>CC</sub> +0.1	V
	V <sub>REF</sub>	SOP V <sub>REF</sub> =V <sub>RB</sub> short circuit				

\*V<sub>CCA</sub>=V<sub>CCD</sub>=5.00V, T<sub>A</sub>=25°C

### DIGITAL DC CHARACTERISTICS

(V<sub>CCA</sub>=V<sub>CCD</sub>=4.75 to 5.25V, T<sub>A</sub>=0 to 70°C)

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
High-Level Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -400 μA	2.7			V
Low-Level Output Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1.6 mA			0.4	V
High-Level Input Voltage	V <sub>IHD</sub>		2.0			V
Low-Level Input Voltage	V <sub>ILD</sub>				0.8	V
Maximum Input Current	I <sub>ID</sub>	V <sub>ID</sub> = 7V			100	μA
High-Level Input Current	I <sub>IHD</sub>	V <sub>IHD</sub> = 2.7V		0	20	μA
Low-Level Input Current	I <sub>ILD</sub>	V <sub>ILD</sub> = 0.4V	-100	-10		μA
Power Supply Current	I <sub>CC</sub>			40*	85	mA

\*V<sub>CCA</sub>=V<sub>CCD</sub>=5.00V, T<sub>A</sub>=25°C

### SWITCHING CHARACTERISTICS

(V<sub>CCA</sub>=V<sub>CCD</sub>=4.75 to 5.25V, T<sub>A</sub>=0 to 70°C)

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Maximum Conversion Rate	FS	20			MSPS
Digital Output Delay Time	t <sub>pd</sub>	8	15	30	ns




Figure 2. Timing Diagram

## TYPICAL ELECTRICAL CURVES




Figure 3. Power Supply Current vs. Temperature




Figure 4. Maximum Operating Frequency vs. Temperature




Figure 5. Reference Voltage vs. Temperature




Figure 6. Reference Current vs. Temperature




Figure 7. Digital H Output Voltage vs. Temperature




Figure 8. Digital L Output Voltage vs. Temperature

## TYPICAL ELECTRICAL CURVES, continued




Figure 9. Clamp Voltage vs. Temperature




Figure 10. Linearity Error vs. Temperature




Figure 11. Digital Output Propagation Delay Time vs. Power Supply Voltage




Figure 12. Clock Pulse Width vs. Power Supply Voltage




Figure 13. Digital Output Propagation Delay Time vs. Temperature




Figure 14. Clock Pulse Width vs. Temperature



## TYPICAL ELECTRICAL CURVES, continued




Figure 15. S/Nq (dB) vs Clock Frequency (RMS Signal/RMS Noise)




Figure 16. S/Nq (dB) vs. Analog Input Frequency




Figure 17. Analog Input Equivalent Circuit

$C_{INA}$  – Nonlinear emitter-follower junction capacitance

$R_{INA}$  – Linear resistance model for input current transition by comparator switching: Infinite value for  $V_{INA} < V_{RB}$  or when CLK=High

$V_{RB}$  – Voltage at VRB terminal

$I_{BIAS}$  – Constant input bias current

$V_D$  – Base-collector junction diode of emitter-follower transistor




Figure 18. Clamp Equivalent Circuit

Figure 19. Reference Equivalent Circuit

[illegible]

11

## LINEARITY ERROR




Figure 22. Ideal Conversion Characteristic




Figure 23. Actual Conversion Characteristic

## CLAMP CIRCUIT OPERATION

Please note the following when clamp circuit is not applied.

Terminal	Contents
$V_{INC}$	Short with GND pin
$V_{OUTC}$	Open
$V_{CLMP}$	Open




Figure 24. Clamp Circuit

## TYPICAL CONNECTION CIRCUIT




Figure 26. Example for Applying On-Chip Input  
PNP Tr. of MB40568





Figure 27. Example for Applying External Clamp Circuit Input PNP Tr.

## PACKAGE DIMENSIONS

### 22-LEAD PLASTIC DUAL IN-LINE PACKAGE

(Case No. : DIP-22P-M04)






© 1988 FUJITSU LIMITED D7700RS-4C

Dimensions in  
inches (millimeters)

24-LEADS PLASTIC DUAL IN-LINE PACKAGE  
(CASE No.: FPT-24P-M02)

PIN ASSIGNMENT  
(TOP-VIEW)

D. GND	1	24	A. GND
D8 (LSB)	2	23	V <sub>CCD</sub>
D7	3	22	V <sub>CCA</sub>
D6	4	21	V <sub>RB</sub>
D5	5	20	V <sub>REF</sub>
D4	6	19	V <sub>RM</sub>
D3	7	18	V <sub>INA</sub>
D2	8	17	V <sub>CLMP</sub>
D1 (MSB)	9	16	V <sub>OUTC</sub>
CLK	10	15	V <sub>INC</sub>
D. GND	11	14	V <sub>CCA</sub>
A. GND	12	13	V <sub>CCD</sub>



Dimensions in  
inches (millimeters)

© 1990 FUJITSU LIMITED F24008S-4C

All Rights Reserved. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given. The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu. Fujitsu reserves the right to change products or specifications without notice. No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

# FUJITSU LIMITED

For further information please contact:

## Japan

FUJITSU LIMITED  
Integrated Circuits and Semiconductor Marketing  
Furukawa Sogo Bldg., 6-1, Marunouchi 2-chome  
Chiyoda-ku, Tokyo 100, Japan  
Tel: (03) 3216-3211  
Telex: 781-2224361  
FAX: (03) 3216-9771

## North and South America

FUJITSU MICROELECTRONICS, INC.  
Semiconductor Division  
3545 North First Street  
San Jose, CA 95134-1804 USA  
Tel: 408-922-9000  
Telex: 910-671-4915  
FAX: 408-432-9044

## Europe

FUJITSU MIKROELEKTRONIK GmbH  
Arabella Centre 9.0G  
Lyoner Strasse 44-48  
D-6000 Frankfurt 71  
F.R. Germany  
Tel: (069) 66320  
Telex: 411963 FAX: (069) 6632122

## Asia

FUJITSU MICROELECTRONICS ASIA PTE LIMITED  
51 Bras Basah Road,  
Plaza By The Park,  
#06-04/07,  
Singapore 0718  
Tel: 336-1600  
Telex: 55573 FAX: 336-1609

Printed in Japan AV0040-908A