

# Field Effect Transistors

Analog Switches  
Amplifiers  
Epoxy

## FIELD EFFECT TRANSISTORS NUMERICAL INDEX

Type	Page No.	Type	Page No.	Type	Page No.
FE0654A	12-3	FT0654E	12-7	2N4381	12-19
FE0654B	12-3	2N2609	12-9	2N4382	12-19
FE0654C	12-3	FT3820	12-10	2N5020	12-23
FT0654A	12-7	FT3909	12-11	2N5021	12-23
FT0654B	12-7	2N4342	12-13	2N5033	12-15
FT0654C	12-7	2N4343	12-13	2N5163	12-25
FT0654D	12-7	2N4360	12-13, 12-15		

## ANALOG SWITCHES SELECTION GUIDE

Type Number	Mode and Construction	Polarity	$I_{D(on)}$ mA		$I_{D(off)}$ nA (typ)	$R_{ds(on)}$ ohms (max)	Comments
			(min)	(max)			
2N4381	D J/FET	P	3	12	—	350	Direct complement to FT0654.
2N4382	D J/FET	P	10	30	—	350	
2N5020	D J/FET	P	.3	1.2	—	1000	Low current, low pinch-off applications.
2N5021	D J/FET	P	1	3.5	—	1000	
FT0654A	D J/FET	N	10	40	—	250	50 volt $BV_{GSS}$ .
FT0654C	D J/FET	N	3	12	—	350	50 volt $BV_{GSS}$ .
FT0654E	D J/FET	N	1	4	—	600	50 volt $BV_{GSS}$ .
FT0655A	D J/FET	N	50	—	.1	25	Low on-resistance switch.
FT0655B	D J/FET	N	15	—	.1	50	Low on-resistance switch.
FT0655E	D J/FET	N	3	—	.1	100	Low on-resistance switch.

E = Enhancement Mode  
D = Depletion Mode

## ANALOG SWITCHES NUMERICAL INDEX

Type	Page No.	Type	Page No.	Type	Page No.
FT0654A	12-7	2N4381	12-19	2N5021	12-23
FT0654C	12-7	2N4382	12-19		
FT0654E	12-7	2N5020	12-23		

## AMPLIFIERS — LOW AND HIGH FREQUENCY SELECTION GUIDE

Type Number	Mode and Construction	Polarity	$Y_{fs}$ (min) mmhos	$I_{ESS}$ nA (max)	$I_{DSS}/I_{D(on)}$ mA		Comments
					(min)	(max)	
2N3277	D J/FET	P	.1	.4	.15	.5	Low gain at low current.
2N3278	D J/FET	P	.15	.4	.4	.9	
2N4381	D J/FET	P	2.0	1.0	3	12	Low noise audio amplifier.
2N4382	D J/FET	P	4.0	1.0	10	30	
2N5020	D J/FET	P	1.0	1.0	.3	1.2	Low noise at low current.
2N5021	D J/FET	P	1.5	1.0	1	3.5	
FT0654A	D J/FET	N	4.5	.1	10	40	Low noise audio amplifier.
FT0654C	D J/FET	N	3.5	.1	3	12	Low noise audio amplifier.
FT0654E	D J/FET	N	2.0	1.0	1	4	Low noise audio amplifier.
FT0655A-F	D J/FET	N	10.0	1.0	—	—	Extremely high gain amp.

E = Enhancement Mode  
D = Depletion Mode

## AMPLIFIERS NUMERICAL INDEX

Type	Page No.	Type	Page No.	Type	Page No.
FT0654A	12-7	2N2609	12-9	2N5020	12-23
FT0654C	12-7	2N4381	12-19	2N5021	12-23
FT0654E	12-7	2N4382	12-19		

## EPOXY FET'S SELECTION GUIDE

Type Number	Mode and Construction	Polarity	$I_{DSS}$ mA		$Y_{fs}$ (min) mmhos	$R_{ds(on)}$ (max) ohms	Comments
			(min)	(max)			
2N4342	D J/FET	P	4	12	4.0	350	Low noise audio amplifier.
2N4343	D J/FET	P	10	30	2.0	700	Low noise audio amplifier.
2N4360	D J/FET	P	3	30	2.0	700	Low cost FET.
2N5033	D J/FET	P	.3	3.5	1.0	1300	Low current, low pinch off applications.
2N5163	D J/FET	N	1	40	2.0	500	Low cost FET.
FE0654A	D J/FET	N	10	40	4.5	250	Low noise audio amplifier.
FE0654B	D J/FET	N	3	12	3.5	300	Low noise audio amplifier.
FE0654C	D J/FET	N	1	4	2.0	500	Low current, low pinch off applications.
FE0655A	D J/FET	N	50	—	40.0*	25	Extremely high gain, general purpose amplifier.
FE0655B	D J/FET	N	15	—	20.0*	50	General purpose, low frequency amplifier.
FE0655C	D J/FET	N	3	—	10.0*	100	General purpose, low frequency amplifier.

\* = Typical  $Y_{fs}$   
 E = Enhancement Mode  
 D = Depletion Mode  
 GP = Gate Protected MOS/FET

## EPOXY FET'S NUMERICAL INDEX

Type	Page No.	Type	Page No.	Type	Page No.
FE0654A	12-21	2N4342	12-46	2N5033	12-48
FE0654B	12-21	2N4343	12-46	2N5163	12-58
FE0654C	12-21	2N4360	12-46, 12-48		

# FE0654A • FE0654B • FE0654C

## N-CHANNEL FIELD-EFFECT TRANSISTORS

### DIFFUSED SILICON PLANAR\* II TRANSISTORS

- **LOW COST EPOXY PACKAGE**
- **LOW NOISE** . . . . .  $e_n = 50 \text{ nV}/\sqrt{\text{Hz}}$  (MAX.) AT 1.0 kHz
- **HIGH GAIN**  
FE0654A . . . . .  $Y_{fs} > 4,500; < 9,000 \mu\text{mhos}$
- **LOW LEAKAGE**  
FE0654A . . . . .  $I_{GSS} < 10 \text{ nA}$
- **HIGH VOLTAGE** . . . . .  $BV_{GSS} > 25 \text{ VOLTS}$
- **LOW ON-RESISTANCE**  
FE0654A . . . . .  $r_{ds(on)} < 250 \Omega$
- **NARROW CURRENT RANGES**  
FE0654A . . . . .  $I_{DSS} = 10 \text{ mA (MIN.) } 40 \text{ mA (MAX.)}$   
FE0654B . . . . .  $I_{DSS} = 3.0 \text{ mA (MIN.) } 12 \text{ mA (MAX.)}$   
FE0654C . . . . .  $I_{DSS} = 1.0 \text{ mA (MIN.) } 4.0 \text{ mA (MAX.)}$

#### ABSOLUTE MAXIMUM RATINGS (Note 1)

##### Maximum Temperatures


Storage Temperature	-55°C to +125°C
Operating Junction Temperature	+125°C
Lead Temperature (Soldering, 10 second time limit)	+260°C

##### Maximum Power Dissipation (Note 2)

Total Dissipation at 25°C Ambient Temperature	0.2 Watt
---	----------

##### Maximum Voltages and Current

$V_{SG}$ Source to Gate Voltage	25 Volts
$V_{DS}$ Drain to Source Voltage	25 Volts
$V_{DG}$ Drain to Gate Voltage	25 Volts
$I_G$ Gate Current	50 mA



#### ELECTRICAL CHARACTERISTICS (25°C Free Air Temperature unless otherwise noted)

SYMBOL CHARACTERISTICS	FE0654A			FE0654B			FE0654C			UNIT	TEST CONDITIONS
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
$Y_{fs}$ Forward Transadmittance (f = 1.0 kHz)	4,500	6,100	9,000	3,500	5,100	8,000	2,000	4,900	6,000	$\mu\text{mhos}$	$V_{DS} = 15 \text{ V}, V_{GS} = 0$
$e_n$ Equivalent Input Noise Voltage (f = 1.0 kHz, BW = 150 Hz)		10	50		10	50			50	$\text{nV}/\sqrt{\text{Hz}}$	$V_{DS} = 15 \text{ V}, I_D = 1.0 \text{ mA}$
$r_{ds(on)}$ Drain "ON" Resistance (f = 1.0 kHz)		155	250		220	350		300	600	Ohms	$V_{GS} = 0, I_D = 0$
$I_{DSS}$ Drain Current	10	16.5	40	3.0	7.8	12	1.0	2.75	4.0	mA	$V_{DS} = 15 \text{ V}, V_{GS} = 0$
$V_{GS(off)}$ Gate to Source Cutoff Voltage		-4.3	-8.0		-2.5	-4.0		-1.0	-2.5	Volts	$V_{DS} = 15 \text{ V}, I_D = 1.0 \mu\text{A}$
$C_{ISS}$ Input Capacitance (f = 1.0 MHz)		11	20		11	20		11	20	pF	$V_{DS} = 15 \text{ V}, V_{GS} = 0$
$Y_{OS}$ Output Admittance (f = 1.0 kHz)		52			27			24		$\mu\text{mhos}$	$V_{DS} = 15 \text{ V}, V_{GS} = 0$
$BV_{GSS}$ Gate to Source Breakdown Voltage	-25			-25			-25			Volts	$I_G = 1.0 \mu\text{A}, V_{DS} = 0$
$C_{RSS}$ Reverse Transfer Capacitance (f = 1.0 MHz)		2.0	5.0		2.0	5.0		2.0	5.0	pF	$V_{DS} = 15 \text{ V}, V_{GS} = 0$
$I_{GSS}$ Gate Reverse Current			10			10			10	nA	$V_{GS} = -15 \text{ V}, V_{DS} = 0$

Additional Electrical Characteristics on page 2

\*Planar is a patented Fairchild process.















#### NOTES:

- (1) These ratings are limiting values above which the serviceability of any individual semiconductor device may be impaired.
- (2) This rating gives a maximum junction temperature of 125°C and junction to ambient thermal resistance of 500°C/Watt (derating factor of 2.0 mW/°C).



# FAIRCHILD TRANSISTORS FE0654A • FE0654B • FE0654C

## TYPICAL ELECTRICAL CHARACTERISTICS



# FT0654A THROUGH FT0654E


## N-CHANNEL FIELD-EFFECT TRANSISTORS

### DIFFUSED SILICON PLANAR\* II TRANSISTORS

- **LOW NOISE** . . . . .  $e_n = 50 \text{ nV}/\sqrt{\text{Hz}}$  (MAX.) AT 1.0 kHz
- **HIGH GAIN**  
 FT0654A & B . . . . .  $Y_{fs} > 4,500; < 9,000 \mu\text{mhos}$
- **LOW LEAKAGE**  
 FT0654A & C . . . . .  $I_{GSS} < 100 \text{ pA}$
- **HIGH VOLTAGE** . . . . .  $BV_{GSS} > 50 \text{ VOLTS}$
- **LOW ON-RESISTANCE**  
 FT0654A & B . . . . .  $r_{ds(on)} < 250 \Omega$
- **NARROW CURRENT RANGES**  
 FT0654A & B . . . . .  $I_{DSS} = 10 \text{ mA (MIN.) } 40 \text{ mA (MAX.)}$   
 FT0654C & D . . . . .  $I_{DSS} = 3.0 \text{ mA (MIN.) } 12 \text{ mA (MAX.)}$   
 FT0654E . . . . .  $I_{DSS} = 1.0 \text{ mA (MIN.) } 4.0 \text{ mA (MAX.)}$

**ABSOLUTE MAXIMUM RATINGS** (Note 1)

<b>Maximum Temperatures</b>		
Storage Temperature		-65°C to +200°C
Operating Junction Temperature		+175°C
Lead Temperature (Soldering, 10 second time limit)		+260°C
<b>Maximum Power Dissipation</b> (Note 2)		
Total Dissipation at 25°C Ambient Temperature		0.3 Watt
<b>Maximum Voltages and Current</b>		
$V_{SG}$ Source to Gate Voltage		50 Volts
$V_{DS}$ Drain to Source Voltage		50 Volts
$V_{DG}$ Drain to Gate Voltage		50 Volts
$I_G$ Gate Current		50 mA



**ELECTRICAL CHARACTERISTICS** (25°C Free Air Temperature unless otherwise noted)

SYMBOL CHARACTERISTICS	FT0654A & FT0654B			FT0654C & FT0654D			FT0654E			UNIT	TEST CONDITIONS
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
$Y_{fs}$ Forward Transadmittance (f = 1.0 kHz)	4,500	6,100	9,000	3,500	5,100	8,000	2,000	4,900	6,000	$\mu\text{mhos}$	$V_{DS} = 20 \text{ V}, V_{GS} = 0$
$e_n$ Equivalent Input Noise Voltage (f = 1.0 kHz, BW = 150 Hz)		10	50		10	50			50	nV/ $\sqrt{\text{Hz}}$	$V_{DS} = 20 \text{ V}, I_D = 1.0 \text{ mA}$
$r_{ds(on)}$ Drain "ON" Resistance (f = 1.0 kHz)		155	250		220	350		300	600	Ohms	$V_{GS} = 0, I_D = 0$
$I_{DSS}$ Drain Current	10	16.5	40	3.0	7.8	12	1.0	2.75	4.0	mA	$V_{DS} = 20 \text{ V}, V_{GS} = 0$
$V_{GS(off)}$ Gate to Source Cutoff Voltage		-4.3	-8.0		-2.5	-4.0		-1.0	-2.5	Volts	$V_{DS} = 20 \text{ V}, I_D = 1.0 \mu\text{A}$
$C_{ISS}$ Input Capacitance (f = 1.0 MHz)		11	20		11	20		11	20	pF	$V_{DS} = 20 \text{ V}, V_{GS} = 0$
$Y_{OS}$ Output Admittance (f = 1.0 kHz)		52			27			24		$\mu\text{mhos}$	$V_{DS} = 20 \text{ V}, V_{GS} = 0$
$BV_{GSS}$ Gate to Source Breakdown Voltage	-50			-50			-50			Volts	$I_G = 1.0 \mu\text{A}, V_{DS} = 0$
$C_{rss}$ Reverse Transfer Capacitance (f = 1.0 MHz)		2.0	5.0		2.0	5.0		2.0	5.0	pF	$V_{DS} = 20 \text{ V}, V_{GS} = 0$
$I_{GSS}$ Gate Reverse Current (FT0654A & C only)			0.1			0.1				nA	$V_{GS} = -25 \text{ V}, V_{DS} = 0$
$I_{GSS}$ Gate Reverse Current (FT0654B, D & E only)			1.0			1.0			1.0	nA	$V_{GS} = -25 \text{ V}, V_{DS} = 0$

Additional Electrical Characteristics on page 2

\*Planar is a patented Fairchild process.

**NOTES:**















- (1) These ratings are limiting values above which the serviceability of any individual semiconductor device may be impaired.
- (2) This rating gives a maximum junction temperature of 175°C and junction to ambient thermal resistance of 500°C/Watt (derating factor of 2.0 mW/°C).



313 FAIRCHILD DRIVE, MOUNTAIN VIEW, CALIFORNIA, (415) 962-5011, TWX: 910-379-6435

# FAIRCHILD SEMICONDUCTORS FT0654A THROUGH FT0654E

## TYPICAL ELECTRICAL CHARACTERISTICS



# 2N2609

## P-CHANNEL FIELD-EFFECT TRANSISTOR

### DIFFUSED SILICON PLANAR\* DEVICE

FOR IMPROVED PERFORMANCE SEE FAIRCHILD 2N4381

**GENERAL DESCRIPTION** - The 2N2609 is a silicon Planar\* P-channel field-effect transistor designed primarily for low power audio-frequency applications in industrial service.

**ABSOLUTE MAXIMUM RATINGS (Note 1)**

**Maximum Temperatures**


Operating Junction Temperature	175°C
Storage Temperature	-65°C to +200°C
Soldering Temperature (10 seconds time limit)	260°C

**Maximum Power Dissipation**

Total Dissipation at 25°C Ambient Temperature (Note 2)	0.3 Watt
--	----------

**Maximum Voltages**

$V_{SG}$	Source to Gate Voltage	-30 Volts
$V_{DS}$	Drain to Source Voltage	-30 Volts
$V_{DG}$	Drain to Gate Voltage	-30 Volts



**ELECTRICAL CHARACTERISTICS (25°C Free Air Temperature unless otherwise noted)**

Symbol	Characteristic	Min.	Max.	Units	Test Conditions
$BV_{GSS}$	Gate to Source Breakdown Voltage	30		Volts	$I_G = 1.0 \mu A$ $V_{DS} = 0$
$I_{DSS}$	Drain Current	2.0	10	mA	$V_{DS} = -5.0 V$ $V_{GS} = 0$
$I_{GSS}$	Gate Reverse Current		30	nA	$V_{DS} = 0$ $V_{GS} = 5.0 V$
$V_P (V_{GS \text{ off}})$	Gate to Source Pinch-off Voltage	1.0	4.0	Volts	$V_{DS} = -5.0 V$ $I_D = 1.0 \mu A$
$Y_{fs}$	Forward Transadmittance (f = 1.0 kHz)	2500		$\mu mhos$	$V_{DS} = -5.0 V$ $V_{GS} = 0$
$C_{iss}$	Input Capacitance (f = 140 kHz)		30	pF	$V_{DS} = -5.0 V$ $V_{GS} = 1.0 V$
$I_{GSS} (150^\circ C)$	Gate Reverse Current		30	$\mu A$	$V_{DS} = 0$ $V_{GS} = 5.0 V$
NF	Spot Noise Figure (f = 1.0 kHz)		3.0	dB	$V_{DS} = -5.0 V$ $V_{GS} = 0$
					$R_S = 1.0 M\Omega$ BW = 160 Hz

\*Planar is a patented Fairchild process.

**NOTES:**

- (1) These ratings are limiting values above which the serviceability of any individual semiconductor device may be impaired.
- (2) This rating gives a maximum junction temperature of 175°C and junction to ambient thermal resistance of 500°C/Watt (derating factor of 2.0 mW/°C).





# FT 3820

## P-CHANNEL FIELD EFFECT TRANSISTOR

### DIFFUSED SILICON PLANAR\* DEVICE

FOR IMPROVED PERFORMANCE SEE FAIRCHILD 2N4342

**GENERAL DESCRIPTION** - The FT3820 is a silicon Planar\* P-channel field effect transistor designed primarily for low power audio frequency applications.

The FT3820 is an electrical replacement for the 2N3820.

#### ABSOLUTE MAXIMUM RATINGS (Note 1)

##### Maximum Temperatures


Storage Temperature	-55°C to +125°C
Operating Junction Temperature	+125°C
Soldering Temperature (10 seconds time limit)	+260°C

##### Maximum Power Dissipation

Total Dissipation at 25°C Ambient Temperature (Note 2)	0.2 Watt
--	----------

##### Maximum Voltages and Current

$V_{SG}$	Source to Gate Voltage	-20 Volts
$V_{DS}$	Drain to Source Voltage	-20 Volts
$V_{DG}$	Drain to Gate Voltage	-20 Volts
$I_G$	Gate Current	10 mA



#### ELECTRICAL CHARACTERISTICS (25°C Free Air Temperature unless otherwise noted)

Symbol	Characteristics	Min.	Max.	Units	Test Conditions
$y_{fs}$	Forward Transadmittance (f = 1.0 kHz)	0.8	5.0	mmhos	$V_{DS} = -10$ V $V_{GS} = 0$
$I_{DSS}$	Drain Current	0.3	15	mA	$V_{DS} = -10$ V $V_{GS} = 0$
$V_{GS(off)}$	Gate to Source Cutoff Voltage		8.0	Volts	$V_{DS} = -10$ V $I_D = 10$ $\mu$ A
$I_{GSS}$	Gate Reverse Current		20	nA	$V_{GS} = 10$ V $V_{DS} = 0$
$y_{os}$	Output Admittance (f = 1.0 kHz)		200	$\mu$ mhos	$V_{DS} = -10$ V $V_{GS} = 0$
$C_{iss}$	Input Capacitance (f = 1.0 MHz)		32	pF	$V_{DS} = -10$ V $V_{GS} = 0$
$C_{rss}$	Reverse Transfer Capacitance (f = 1.0 MHz)		16	pF	$V_{DS} = -10$ V $V_{GS} = 0$
$I_{GSS}(100^\circ C)$	Gate Reverse Current		2.0	$\mu$ A	$V_{GS} = 10$ V $V_{DS} = 0$
$V_{GS}$	Gate to Source Voltage	0.3	7.9	Volts	$V_{DS} = -10$ V $I_D = 30$ $\mu$ A
$y_{fs}$	Forward Transadmittance (f = 10 MHz)	700		$\mu$ mhos	$V_{DS} = -10$ V $V_{GS} = 0$
$BV_{GSS}$	Gate Source Breakdown Voltage	20		Volts	$V_{DS} = 0$ $I_G = 10$ $\mu$ A

**NOTES:**

- (1) These ratings are limiting values above which the serviceability of any individual semiconductor device may be impaired.
- (2) This rating gives a maximum junction temperature of 175°C and junction to ambient thermal resistance of 500°C/Watt (derating factor of 2.0 mW/°C).

\*Planar is a patented Fairchild process.



# FT 3909

## P-CHANNEL FIELD-EFFECT TRANSISTOR

### DIFFUSED SILICON PLANAR\* DEVICE

FOR IMPROVED PERFORMANCE SEE FAIRCHILD 2N4381

**GENERAL DESCRIPTION** - The FT3909 is a silicon Planar\* P-channel field effect transistor designed primarily for low power audio frequency applications in the industrial service. The FT3909 is an electrical replacement for the 2N3909.

**ABSOLUTE MAXIMUM RATINGS (Note 1)**

**Maximum Temperatures**


Storage Temperature	-65°C to +200°C
Operating Junction Temperature	+175°C
Soldering Temperature (10 seconds time limit)	+260°C

**Maximum Power Dissipation**

Total Dissipation at 25°C Ambient Temperature (Note 2)	0.3 Watt
--	----------

**Maximum Voltages and Current**

$V_{SG}$	Source to Gate Voltage	-20 Volts
$V_{DS}$	Drain to Source Voltage	-20 Volts
$V_{DG}$	Drain to Gate Voltage	-20 Volts
$I_G$	Gate Current	10 mA



**ELECTRICAL CHARACTERISTICS (25°C Free Air Temperature unless otherwise noted)**

Symbol	Characteristic	Min.	Max.	Units	Test Conditions
$y_{fs}$	Forward Transadmittance (f = 1.0 kHz)	1.0	5.0	mmhos	$V_{DS} = -10 V$ $V_{GS} = 0$
$I_{DSS}$	Drain Current	0.3	15	mA	$V_{DS} = -10 V$ $V_{GS} = 0$
$V_{GS(off)}$	Gate to Source Cutoff Voltage		8.0	Volts	$V_{DS} = -10 V$ $I_D = 10 \mu A$
$I_{GSS}$	Gate Reverse Current		10	nA	$V_{GS} = 10 V$ $V_{DS} = 0$
$BV_{GSS}$	Gate to Source Breakdown voltage	20		Volts	$I_G = 10 \mu A$ $V_{DS} = 0$
$V_{GS}$	Gate to Source Voltage	0.3	7.9	Volts	$V_{DS} = -10 V$ $I_D = 30 \mu A$
$y_{os}$	Output Admittance (f = 1.0 kHz)		100	$\mu$ mhos	$V_{DS} = -10 V$ $V_{GS} = 0$
$C_{iss}$	Input Capacitance (f = 1.0 MHz)		32	pF	$V_{DS} = -10 V$ $V_{GS} = 0$
$C_{rss}$	Reverse Transfer Capacitance (f = 1.0 MHz)		16	pF	$V_{DS} = -10 V$ $V_{GS} = 0$
$I_{GSS}(100^\circ C)$	Gate Reverse Current		1.0	$\mu A$	$V_{GS} = 10 V$ $V_{DS} = 0$
$y_{fs}$	Forward Transadmittance (f = 10 MHz)	900		$\mu$ mhos	$V_{DS} = -10 V$ $V_{GS} = 0$

- NOTES:** \*Planar is a patented Fairchild process
- (1) These ratings are limiting values above which the serviceability of any individual semiconductor device may be impaired.
  - (2) This rating gives a maximum junction temperature of 175°C and junction to ambient thermal resistance of 500°C/Watt (derating factor of 2.0 mW/°C).



# 2N4342 • 2N4343 • 2N4360

## P-CHANNEL FIELD-EFFECT TRANSISTORS

### DIFFUSED SILICON PLANAR\* TRANSISTORS

- LOW NOISE VOLTAGE -- 0.08  $\mu\text{V}/\sqrt{\text{Hz}}$  (MAX) @ 100 Hz
- HIGH  $Y_{fs}$  -- 4000  $\mu\text{mhos}$  (MIN)
- LOW  $r_{DS}$  (on) -- 350  $\Omega$  (MAX)
- LOW COST EPOXY PACKAGE

#### ABSOLUTE MAXIMUM RATINGS (Note 1)

##### Maximum Temperatures


Operating Junction Temperature	125°C
Storage Temperature	-55°C to +125°C
Soldering Temperature (10 seconds time limit)	260°C

##### Maximum Power Dissipation

Total Dissipation at 25°C Case Temperature (Note 2)	0.5 Watt
at 65°C Case Temperature (Note 2)	0.3 Watt
at 25°C Ambient Temperature (Note 2)	0.2 Watt

##### Maximum Voltages

	2N4360	2N4342	2N4343
$BV_{SGO}$ Source to Gate Breakdown Voltage	-20 Volts	-25 Volts	-25 Volts
$BV_{DSO}$ Drain to Source Breakdown Voltage	-20 Volts	-25 Volts	-25 Volts
$BV_{DGO}$ Drain to Gate Breakdown Voltage	-20 Volts	-25 Volts	-25 Volts



#### ELECTRICAL CHARACTERISTICS (25°C Free Air Temperature unless otherwise noted)

Symbol	Characteristic	2N4360			2N4342			2N4343			Units	Test Conditions
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
$e_n$	Equivalent Input Noise Voltage (f = 100 Hz)		0.02	0.08		0.02	0.08		0.02	0.08	$\mu\text{V}/\sqrt{\text{Hz}}$	$V_{DS} = -10\text{ V}$ $V_{GS} = 0$
NF	Noise Figure (f = 100 Hz)		0.1	1.5		0.1	1.5		0.1	1.5	dB	$V_{DS} = -10\text{ V}$ $V_{GS} = 0$ $R_G = 1.0\text{ M}\Omega$ BW = 15 Hz
$Y_{fs}$	Forward Transadmittance (f = 1.0 kHz)	2000	4000	8000	2000	3500	6000	4000	6000	8000	$\mu\text{mhos}$	$V_{DS} = -10\text{ V}$ $V_{GS} = 0$
$Y_{os}$	Output Admittance (f = 1.0 kHz)		35	100		25	75		35	100	$\mu\text{mhos}$	$V_{DS} = -10\text{ V}$ $V_{GS} = 0$
$BV_{GSS}$	Gate to Source Breakdown Voltage	20			25			25			Volts	$I_G = 10\text{ }\mu\text{A}$ $V_{DS} = 0$
$I_{DSS}$	Drain Current	3.0	10	30	4.0	7.0	12	10	18	30	mA	$V_{DS} = -10\text{ V}$ $V_{GS} = 0$
$V_{GS}$	Gate to Source Voltage	0.7	5.0	9.0							Volts	$V_{DS} = -10\text{ V}$ $I_D = 0.3\text{ mA}$
$V_{GS}$	Gate to Source Voltage				0.7	3.0	5.0				Volts	$V_{DS} = -10\text{ V}$ $I_D = 0.4\text{ mA}$
$V_{GS}$	Gate to Source Voltage							1.8	6.0	9.0	Volts	$V_{DS} = -10\text{ V}$ $I_D = 1.0\text{ mA}$
$V_{GS}(\text{off})$	Gate to Source Cutoff Voltage			10			5.5			10	Volts	$V_{DS} = -10\text{ V}$ $I_D = 1.0\text{ }\mu\text{A}$
$I_{GSS}$	Gate Reverse Current	0.15	10		0.15	10		0.15	10		nA	$V_{GS} = 15\text{ V}$ $V_{DS} = 0$
$I_{GSS}(65^\circ\text{C})$	Gate Reverse Current	.002	0.5		0.002	0.5		0.002	0.5		$\mu\text{A}$	$V_{GS} = 15\text{ V}$ $V_{DS} = 0$
$C_{iss}$	Input Capacitance (f = 1.0 MHz)		15	20		15	20		15	20	pF	$V_{DS} = -10\text{ V}$ $V_{GS} = 0$
$C_{rss}$	Reverse Transfer Capacitance (f = 1.0 MHz)		3.0	5.0		3.0	5.0		3.0	5.0	pF	$V_{DS} = -10\text{ V}$ $V_{GS} = 0$
$r_{DS(\text{on})}$	Drain "On" Resistance (f = 1.0 kHz)		350	700		300	700		180	350	Ohms	$I_D = 0$ $V_{GS} = 0$
$R_e(Y_{fs})$	Forward Transconductance (f = 1.0 MHz)	1500	3000		1500	2500		3000	5500		$\mu\text{mhos}$	$V_{DS} = -10\text{ V}$ $V_{GS} = 0$

#### NOTES:





- (1) These ratings are limiting values above which the serviceability of any individual semiconductor device may be impaired.
- (2) These ratings give a maximum junction temperature of 125°C and junction to case thermal resistance of 200°C/Watt (derating factor of 5.0 mW/°C); junction to ambient thermal resistance of 500°C/Watt (derating factor of 2.0 mW/°C).
- (3) Both 2N4342 and 2N4343 typical curves apply to 2N4360.

\*Planar is a patented Fairchild process.





# FAIRCHILD TRANSISTORS 2N4342 • 2N4343 • 2N4360

## TYPICAL ELECTRICAL CHARACTERISTICS (Note 3)









### 2N4342



### 2N4343



### 2N4342-2N4343



# 2N4360 • 2N5033

## P-CHANNEL FIELD-EFFECT TRANSISTORS

### DIFFUSED SILICON PLANAR\* II TRANSISTORS

- **LOW COST EPOXY PACKAGE**
- **LOW PINCH-OFF . . .**  $V_{GS(off)} = 0.3 - 2.5 \text{ V}$
- **LOW NOISE . . . . .**  $e_n = 0.1 \mu\text{V}/\sqrt{\text{Hz}}$  (MAX) AT 1.0 kHz
- **LOW NOISE . . . . .** 1.0 kHz NF = 2.0 dB (MAX) AT 1.0 M $\Omega$
- **LOW CURRENT . . . .**  $I_{DSS} = 0.3 - 3.5 \text{ mA}$
- **HIGH GAIN . . . . .**  $y_{fs} = 1,000 - 5,000 \mu\text{mhos}$

#### ABSOLUTE MAXIMUM RATINGS (Note 1)

##### Maximum Temperatures


Storage Temperature	-55°C to +125°C
Operating Junction Temperature	+125°C
Lead Temperature (Soldering, 10 second time limit)	+260°C

##### Maximum Power Dissipation (Note 2)

Total Dissipation at 25°C Case Temperature	0.5 Watt
at 65°C Case Temperature	0.3 Watt
at 25°C Ambient Temperature	0.2 Watt

##### Maximum Voltages and Current

$V_{SG}$ Source to Gate Voltage	-20 Volts
$V_{DS}$ Drain to Source Voltage	-20 Volts
$V_{DG}$ Drain to Gate Voltage	-20 Volts
$I_G$ Gate Current	50 mA



#### ELECTRICAL CHARACTERISTICS (25°C Free Air Temperature unless otherwise noted)

SYMBOL	CHARACTERISTICS	2N4360			2N5033			UNITS	TEST CONDITIONS	
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.			
$V_{GS(off)}$	Gate to Source Cutoff Voltage	0.7	4.0	10	0.3	0.9	2.5	Volts	$V_{DS} = -10 \text{ V}$	$I_D = 1.0 \mu\text{A}$
$V_{GS}$	Gate to Source Voltage	0.4	3.0	9.0				Volts	$V_{DS} = -10 \text{ V}$	$I_D = 300 \mu\text{A}$
$V_{GS}$	Gate to Source Voltage					0.8	2.3	Volts	$V_{DS} = -10 \text{ V}$	$I_D = 30 \mu\text{A}$
$y_{fs}$	Forward Transadmittance (f = 1.0 kHz)	2,000	5,500	8,000	1,000	3,000	5,000	$\mu\text{mhos}$	$V_{DS} = -10 \text{ V}$	$V_{GS} = 0 \text{ V}$
$R_e(y_{fs})$	Forward Transadmittance (f = 1.0 MHz)	1,500	5,500		900	3,000		$\mu\text{mhos}$	$V_{DS} = -10 \text{ V}$	$V_{GS} = 0 \text{ V}$
$e_n$	Equivalent Input Noise Voltage (f = 100 Hz, BW = 15 Hz)		0.05	0.19				$\mu\text{V}/\sqrt{\text{Hz}}$	$V_{DS} = -10 \text{ V}$	$I_D = 1.0 \text{ mA}$
$e_n$	Equivalent Input Noise Voltage (f = 1.0 kHz, BW = 150 Hz)		0.02			0.07		$\mu\text{V}/\sqrt{\text{Hz}}$	$V_{DS} = -10 \text{ V}$	$V_{GS} = 0 \text{ V}$
NF	Noise Figure (f = 100 Hz, $R_G = 1.0 \text{ M}\Omega$ , BW = 15 Hz)		0.6	5.0				dB	$V_{DS} = -10 \text{ V}$	$I_D = 1.0 \text{ mA}$
NF	Noise Figure (f = 1.0 kHz, $R_G = 1.0 \text{ M}\Omega$ , BW = 150 Hz)		0.15			1.2		dB	$V_{DS} = -10 \text{ V}$	$V_{GS} = 0 \text{ V}$
$I_{DSS}$	Drain Current	3.0	11	30	0.3	1.6	3.5	mA	$V_{DS} = -10 \text{ V}$	$V_{GS} = 0 \text{ V}$
$I_{GSS}$	Gate Reverse Current		0.8	10		0.8	10	nA	$V_{GS} = 15 \text{ V}$	$V_{DS} = 0 \text{ V}$
$I_{GSS}(65^\circ\text{C})$	Gate Reverse Current		0.015	0.5		0.015	0.5	$\mu\text{A}$	$V_{GS} = 15 \text{ V}$	$V_{DS} = 0 \text{ V}$
$r_{ds(on)}$	Drain "On" Resistance (f = 1.0 kHz)		200	700		375	1,300	$\Omega$	$V_{GS} = 0 \text{ V}$	$I_D = 0$
$C_{rss}$	Reverse Transfer Capacitance (f = 1.0 MHz)		3.0	5.0		2.5	7.0	pF	$V_{DS} = -10 \text{ V}$	$V_{GS} = 0 \text{ V}$
$C_{iss}$	Input Capacitance (f = 1.0 MHz)		15	20		17	25	pF	$V_{DS} = -10 \text{ V}$	$V_{GS} = 0 \text{ V}$
$Y_{os}$	Output Admittance (f = 1.0 kHz)		25	100		2.5	20	$\mu\text{mhos}$	$V_{DS} = -10 \text{ V}$	$V_{GS} = 0 \text{ V}$
$BV_{GSS}$	Gate to Source Breakdown Voltage	20			20			Volts	$V_{DS} = 0 \text{ V}$	$I_G = 10 \mu\text{A}$

Notes on page 2.

\*Planar is a patented Fairchild process.




# FAIRCHILD TRANSISTORS 2N4360 • 2N5033

**NOTES:**


- (1) These ratings are limiting values above which the serviceability of any individual semiconductor device may be impaired.
- (2) These ratings give a maximum junction temperature of 125°C and junction to case thermal resistance of 200°C/watt (derating factor of 5.0 mW/°C); junction to ambient thermal resistance of 500°C/watt (derating factor of 2.0 mW/°C).

## TYPICAL ELECTRICAL CHARACTERISTICS


**REVERSE GATE LEAKAGE CURRENT VERSUS AMBIENT TEMPERATURE**



**REVERSE GATE LEAKAGE CURRENT VERSUS GATE TO SOURCE VOLTAGE**




**INPUT CAPACITANCE VERSUS GATE TO SOURCE VOLTAGE**




### 2N4360


**EQUIVALENT INPUT NOISE VOLTAGE VERSUS FREQUENCY**



**DRAIN-SOURCE RESISTANCE VERSUS GATE TO SOURCE VOLTAGE**




**DRAIN CURRENT VERSUS GATE TO SOURCE VOLTAGE**




### 2N5033


**EQUIVALENT INPUT NOISE VOLTAGE VERSUS FREQUENCY**












**DRAIN-SOURCE RESISTANCE VERSUS GATE TO SOURCE VOLTAGE**












**DRAIN CURRENT VERSUS GATE TO SOURCE VOLTAGE**



TYPICAL ELECTRICAL CHARACTERISTICS  
(2N4360 ONLY)



TYPICAL ELECTRICAL CHARACTERISTICS  
(2N5033 ONLY)





# 2N4381 • 2N4382

## P-CHANNEL FIELD-EFFECT TRANSISTORS

### DIFFUSED SILICON PLANAR\* DEVICES

#### FEATURES

- HIGH  $Y_{fs}$  -- 4,000  $\mu\text{mhos}$  (MIN)
- LOW NOISE --  $e_n = 0.08 \mu\text{V}/\sqrt{\text{Hz}}$  (MAX) @ 100 Hz
- LOW LEAKAGE --  $I_{DSS} = 1.0 \text{ nA}$  (MAX)
- LOW ON-RESISTANCE --  $r_{ds(on)} = 350\Omega$  (MAX)

#### ABSOLUTE MAXIMUM RATINGS [Note 1]

##### Maximum Temperatures

Operating Junction Temperature	175°C
Storage Temperature	-65°C to +200°C
Soldering Temperature (10 seconds time limit)	260°C

##### Maximum Power Dissipation


Total Dissipation at 25°C Ambient Temperature [Note 2]	0.3 Watt
--	----------

##### Maximum Voltages

$V_{SGO}$ Source to Gate Breakdown Voltage	-25 Volts
$V_{DSO}$ Drain to Source Breakdown Voltage	-25 Volts
$V_{DGO}$ Drain to Gate Breakdown Voltage	-25 Volts

#### PHYSICAL DIMENSIONS

in accordance with  
JEDEC (TO-18) outline



NOTES: All dimensions in inches  
Leads are gold-plated kovar  
Gate internally connected to case  
Package weight is 0.43 gram

#### ELECTRICAL CHARACTERISTICS (25°C Free Air Temperature Unless Otherwise Noted)

Symbol	Characteristic	2N4381			2N4382			Units	Test Conditions
		Min.	Typ.	Max.	Min.	Typ.	Max.		
$Y_{fs}$	Forward Transadmittance (f = 1.0 kHz)	2000	3500	6000	4000	6000	8000	$\mu\text{mhos}$	$V_{DS} = -15 \text{ V}$ $V_{GS} = 0$
$e_n$	Equivalent Input Noise Voltage (f = 100 Hz)		0.04	0.08		0.04	0.08	$\mu\text{V}/\sqrt{\text{Hz}}$	$V_{DS} = -15 \text{ V}$ $V_{GS} = 2.0 \text{ V}$ PBW = 15 Hz
$e_n$	Equivalent Input Noise Voltage (f = 1.0 kHz)		0.009	0.02		0.009	0.02	$\mu\text{V}/\sqrt{\text{Hz}}$	$V_{DS} = -15 \text{ V}$ $V_{GS} = 2.0 \text{ V}$ PBW = 150 Hz
$e_n$	Equivalent Input Noise Voltage (f = 10 kHz)		0.003	0.007		0.003	0.007	$\mu\text{V}/\sqrt{\text{Hz}}$	$V_{DS} = -15 \text{ V}$ $V_{GS} = 2.0 \text{ V}$ PBW = 1.5 kHz
$r_{ds(ON)}$	Drain to Source "ON" Resistance (f = 1.0 kHz)		300	700		180	350	Ohms	$I_D = 0$ $V_{GS} = 0$
$I_{GSS}$	Gate Reverse Current		0.45	1.0		0.45	1.0	nA	$V_{DS} = 0$ $V_{GS} = 15 \text{ V}$
$BV_{GSS}$	Gate to Source Breakdown Voltage	25			25			Volts	$I_G = 1.0 \mu\text{A}$ $V_{DS} = 0$
$I_{DSS}$	Drain Current	3.0	6.8	12	10	17	30	mA	$V_{DS} = -15 \text{ V}$ $V_{GS} = 0$
$C_{iss}$	Input Capacitance (f = 1.0 MHz)		13	20		13	20	pF	$V_{DS} = -15 \text{ V}$ $V_{GS} = 0$
$C_{rss}$	Reverse Transfer Capacitance (f = 1.0 MHz)		3.0	5.0		3.0	5.0	pF	$V_{DS} = -15 \text{ V}$ $V_{GS} = 0$

Additional Electrical Characteristics on page 2

\* Planar is a patented Fairchild process.

#### NOTES:





- (1) These ratings are limiting values above which the serviceability of any individual semiconductor device may be impaired.
- (2) This rating gives a maximum junction temperature of 175°C and junction to ambient thermal resistance of 500°C/watt (derating factor of 2.0 mW/°C).

# FAIRCHILD TRANSISTORS 2N4381 • 2N4382










**ELECTRICAL CHARACTERISTICS** (25°C Free Air Temperature unless otherwise noted)

Symbol	Characteristic	2N4381			2N4382			Units	Test Conditions
		Min.	Typ.	Max.	Min.	Typ.	Max.		
$V_{GS}$	Gate to Source Voltage	1.0	3.5	5.0				Volts	$V_{DS} = -15\text{ V}$ $I_b = 0.3\text{ mA}$
$V_{GS}$	Gate to Source Voltage				2.5	6.5	9.0	Volts	$V_{DS} = -15\text{ V}$ $I_b = 1.0\text{ mA}$
NF	Spot Noise Figure (f = 100 Hz)		1.5	3.0	1.5	3.0		dB	$V_{DS} = -15\text{ V}$ $V_{GS} = 2.0\text{ V}$ $R_s = 400\text{ k}\Omega$ $PBW = 15\text{ Hz}$
NF	Spot Noise Figure (f = 1.0 kHz)		1.5	3.0	1.5	3.0		dB	$V_{DS} = -15\text{ V}$ $V_{GS} = 2.0\text{ V}$ $R_s = 15\text{ k}\Omega$ $PBW = 150\text{ Hz}$
NF	Spot Noise Figure (f = 10 kHz)		1.5	3.0	1.5	3.0		dB	$V_{DS} = -15\text{ V}$ $V_{GS} = 2.0\text{ V}$ $R_s = 3.0\text{ k}\Omega$ $PBW = 1.5\text{ kHz}$
$V_{GS}(\text{off})$	Gate to Source Cutoff Voltage	1.0	3.0	5.0	2.5	6.0	9.0	Volts	$V_{DS} = -15\text{ V}$ $I_b = 1.0\text{ }\mu\text{A}$
$I_{ESS}(125^\circ\text{C})$	Gate Reverse Current		0.4	1.0	0.4	1.0		$\mu\text{A}$	$V_{GS} = 15\text{ V}$ $V_{DS} = 0$
$Y_{fs}(100^\circ\text{C})$	Forward Transadmittance (f = 1.0 kHz)	1200	2300		2500	4000		$\mu\text{mhos}$	$V_{DS} = -15\text{ V}$ $V_{GS} = 0$
$Y_{os}$	Output Admittance (f = 1.0 kHz)		19	75	30	100		$\mu\text{mhos}$	$V_{DS} = -15\text{ V}$ $V_{GS} = 0$

## TYPICAL ELECTRICAL CHARACTERISTICS 2N4381 • 2N4382




TYPICAL ELECTRICAL CHARACTERISTICS  
2N4382




TYPICAL ELECTRICAL CHARACTERISTICS  
2N4381


DRAIN CHARACTERISTICS




DRAIN CHARACTERISTICS




DRAIN CHARACTERISTICS




LOW VOLTAGE  
DRAIN CHARACTERISTICS




DRAIN-SOURCE ON RESISTANCE  
VERSUS  
GATE TO SOURCE VOLTAGE




TRANSFER CHARACTERISTICS




FORWARD TRANSADMITTANCE  
VERSUS  
GATE TO SOURCE VOLTAGE



OUTPUT ADMITTANCE VERSUS  
GATE TO SOURCE VOLTAGE



AMPLIFICATION FACTOR VERSUS  
GATE TO SOURCE VOLTAGE



# 2N5020 • 2N5021

## P-CHANNEL FIELD-EFFECT TRANSISTORS

### DIFFUSED SILICON PLANAR\* II TRANSISTORS

**LOW PINCH-OFF** . . .  $V_{GS(off)} = 0.3 - 1.5 \text{ V AT } 1.0 \mu\text{A}$   
**LOW NOISE** . . . . .  $e_n = 0.1 \mu\text{V}/\sqrt{\text{Hz}}$  (MAX) AT 100 Hz  
 . . . . . 100 Hz N.F. = 0.9 dB (TYP) AT 1.0 MΩ  
**LOW CURRENT** . . . . .  $I_{DSS} = 0.3 - 1.2 \text{ mA}$   
**HIGH GAIN** . . . . .  $Y_{fs} = 1,000 - 3,500 \mu\text{mhos}$

**ABSOLUTE MAXIMUM RATINGS** (Note 1)

**Maximum Temperatures**

Operating Junction Temperature 175°C  
 Storage Temperature -65°C to +200°C  
 Soldering Temperature (10 second time limit) 260°C


**Maximum Power Dissipation**

Total Dissipation at 25°C Ambient Temperature (Note 2) 0.3 Watt

**Maximum Voltages and Current**

$V_{SG}$  Source to Gate Voltage -25 Volts  
 $V_{DS}$  Drain to Source Voltage -25 Volts  
 $V_{DG}$  Drain to Gate Voltage -25 Volts  
 $I_G$  Gate Current 50 mA

**PHYSICAL DIMENSIONS**  
in accordance with  
JEDEC (TO-18) outline



NOTES: All dimensions in inches  
 Leads are gold-plated Kovar  
 Gate internally connected to case  
 Package weight is 0.43 gram

**ELECTRICAL CHARACTERISTICS** (25°C Free Air Temperature unless otherwise noted)

SYMBOL	CHARACTERISTICS	2N5020			2N5021			UNITS	TEST CONDITIONS
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
$V_{GS(off)}$	Gate to Source Cutoff Voltage	0.3	0.5	1.5	0.5	1.2	2.5	Volts	$V_{DS} = -15 \text{ V}$ $I_D = 1.0 \mu\text{A}$
$V_{GS}$	Gate to Source Voltage		0.4	1.3				Volts	$V_{DS} = -15 \text{ V}$ $I_D = 30 \mu\text{A}$
$V_{GS}$	Gate to Source Voltage					1.0	2.3	Volts	$V_{DS} = -15 \text{ V}$ $I_D = 100 \mu\text{A}$
$y_{fs}$	Forward Transadmittance (f = 1.0 kHz)	1,000	2,500	3,500	1,500	3,500	5,000	$\mu\text{mhos}$	$V_{DS} = -15 \text{ V}$ $V_{GS} = 0$
$y_{fs}(+100^\circ\text{C})$	Forward Transadmittance (f = 1.0 kHz)	600	1,800		900	2,500		$\mu\text{mhos}$	$V_{DS} = -15 \text{ V}$ $V_{GS} = 0$
$R_e(y_{fs})$	Forward Transconductance (f = 1.0 MHz)	900	2,500		1,300	3,500		$\mu\text{mhos}$	$V_{DS} = -15 \text{ V}$ $V_{GS} = 0$
$e_n$	Equivalent Input Noise Voltage (f=100 Hz, BW=15 Hz)		0.06	0.1		0.06	0.1	$\mu\text{V}/\sqrt{\text{Hz}}$	$V_{DS} = -15 \text{ V}$ $V_{GS} = 0$
$e_n$	Equivalent Input Noise Voltage (f=1.0 kHz, BW=150 Hz)		0.018	0.03		0.018	0.03	$\mu\text{V}/\sqrt{\text{Hz}}$	$V_{DS} = -15 \text{ V}$ $V_{GS} = 0$
$e_n$	Equivalent Input Noise Voltage (f=10 kHz, BW=1.5 kHz)		0.005	0.01		0.005	0.01	$\mu\text{V}/\sqrt{\text{Hz}}$	$V_{DS} = -15 \text{ V}$ $V_{GS} = 0$
NF	Noise Figure (f = 100 Hz, $R_G = 600\text{k}\Omega$ , BW = 15 Hz)		1.5	3.0		1.5	3.0	dB	$V_{DS} = -15 \text{ V}$ $V_{GS} = 0$
NF	Noise Figure (f = 1.0 kHz, $R_G = 55\text{k}\Omega$ , BW = 150 Hz)		1.5	3.0		1.5	3.0	dB	$V_{DS} = -15 \text{ V}$ $V_{GS} = 0$
NF	Noise Figure (f = 10 kHz, $R_G = 6.0\text{k}\Omega$ , BW = 1.5 kHz)		1.5	3.0		1.5	3.0	dB	$V_{DS} = -15 \text{ V}$ $V_{GS} = 0$
$I_{DSS}$	Drain Current	0.3	0.65	1.2	1.0	1.8	3.5	mA	$V_{DS} = -15 \text{ V}$ $V_{GS} = 0$
$I_{GSS}$	Gate Reverse Current		0.4	1.0		0.4	1.0	nA	$V_{GS} = 15 \text{ V}$ $V_{DS} = 0$
$I_{GSS}(+125^\circ\text{C})$	Gate Reverse Current		0.4	1.0		0.4	1.0	$\mu\text{A}$	$V_{GS} = 15 \text{ V}$ $V_{DS} = 0$
$r_{ds(on)}$	Drain "On" Resistance (f = 1.0 kHz)		600	1,300		350	1,000	$\Omega$	$V_{GS} = 0$ $I_D = 0$
$C_{rss}$	Reverse Transfer Capacitance (f = 1.0 MHz)		3.2	7.0		3.2	7.0	pF	$V_{DS} = -15 \text{ V}$ $V_{GS} = 0$
$C_{iss}$	Input Capacitance (f = 1.0 MHz)		18	25		18	25	pF	$V_{DS} = -15 \text{ V}$ $V_{GS} = 0$
$y_{os}$	Output Admittance (f = 1.0 kHz)		1.2	20		2.0	20	$\mu\text{mhos}$	$V_{DS} = -15 \text{ V}$ $V_{GS} = 0$
$BV_{GSS}$	Gate to Source Breakdown Voltage	25			25			Volts	$V_{DS} = 0$ $I_G = 1.0 \mu\text{A}$

\*Planar is a patented Fairchild process.


**NOTES:**

- These ratings are limiting values above which the serviceability of any individual semiconductor device may be impaired.
- This rating gives a maximum junction temperature of 175°C and junction to ambient thermal resistance of 500°C/watt (derating factor of 2.0 mW/°C).




TYPICAL ELECTRICAL CHARACTERISTICS


REVERSE GATE LEAKAGE CURRENT VERSUS AMBIENT TEMPERATURE



REVERSE GATE LEAKAGE CURRENT VERSUS GATE TO SOURCE VOLTAGE




REVERSE TRANSFER CAPACITANCE VERSUS GATE TO SOURCE VOLTAGE




2N5020


EQUIVALENT INPUT NOISE VOLTAGE VERSUS FREQUENCY



DRAIN TO SOURCE RESISTANCE VERSUS GATE TO SOURCE VOLTAGE




DRAIN CURRENT VERSUS GATE TO SOURCE VOLTAGE




2N5021


EQUIVALENT INPUT NOISE VOLTAGE VERSUS FREQUENCY












DRAIN TO SOURCE RESISTANCE VERSUS GATE TO SOURCE VOLTAGE



DRAIN CURRENT VERSUS GATE TO SOURCE VOLTAGE




TYPICAL ELECTRICAL CHARACTERISTICS  
(2N5020 ONLY)




TYPICAL ELECTRICAL CHARACTERISTICS  
(2N5021 ONLY)


DRAIN CHARACTERISTICS




DRAIN CHARACTERISTICS




DRAIN CHARACTERISTICS




LOW VOLTAGE DRAIN CHARACTERISTICS




TRANSFER CHARACTERISTICS




FORWARD TRANSADMITTANCE VERSUS GATE TO SOURCE VOLTAGE




FORWARD TRANSADMITTANCE VERSUS DRAIN CURRENT



NORMALIZED OUTPUT ADMITTANCE VERSUS AMBIENT TEMPERATURE



INPUT CAPACITANCE VERSUS GATE TO SOURCE VOLTAGE
















# FAIRCHILD TRANSISTOR 2N5163


## TYPICAL ELECTRICAL CHARACTERISTICS




# FAIRCHILD TRANSISTOR 2N5163

## TYPICAL ELECTRICAL CHARACTERISTICS


**FORWARD TRANSMITTANCE VERSUS GATE TO SOURCE VOLTAGE**




**FORWARD TRANSMITTANCE VERSUS DRAIN CURRENT**




**NORMALIZED FORWARD TRANSMITTANCE VERSUS AMBIENT TEMPERATURE**




**OUTPUT ADMITTANCE VERSUS GATE TO SOURCE VOLTAGE**




**OUTPUT ADMITTANCE VERSUS DRAIN CURRENT**




**NORMALIZED OUTPUT ADMITTANCE VERSUS AMBIENT TEMPERATURE**




**DRAIN SOURCE RESISTANCE VERSUS GATE TO SOURCE VOLTAGE**







**REVERSE GATE LEAKAGE CURRENT VERSUS GATE TO SOURCE VOLTAGE**



**REVERSE GATE LEAKAGE CURRENT VERSUS AMBIENT TEMPERATURE**



TYPICAL ELECTRICAL CHARACTERISTICS



CONSTANT CURRENT SOURCE

